]> git.ipfire.org Git - thirdparty/linux.git/commitdiff
drm/amdgpu: Add pcie indirect to register block
authorLijo Lazar <lijo.lazar@amd.com>
Tue, 9 Dec 2025 04:17:13 +0000 (09:47 +0530)
committerAlex Deucher <alexander.deucher@amd.com>
Mon, 2 Mar 2026 21:46:28 +0000 (16:46 -0500)
Move pcie indirect access to register access block.

Signed-off-by: Lijo Lazar <lijo.lazar@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
12 files changed:
drivers/gpu/drm/amd/amdgpu/amdgpu.h
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
drivers/gpu/drm/amd/amdgpu/amdgpu_reg_access.c
drivers/gpu/drm/amd/amdgpu/amdgpu_reg_access.h
drivers/gpu/drm/amd/amdgpu/cik.c
drivers/gpu/drm/amd/amdgpu/nv.c
drivers/gpu/drm/amd/amdgpu/si.c
drivers/gpu/drm/amd/amdgpu/soc15.c
drivers/gpu/drm/amd/amdgpu/soc21.c
drivers/gpu/drm/amd/amdgpu/soc24.c
drivers/gpu/drm/amd/amdgpu/soc_v1_0.c
drivers/gpu/drm/amd/amdgpu/vi.c

index 500f80f739f3cf1dfedf13a91887c84abecd3ef2..bf7361ccc7a5fb7ca541dba90d0456c28a8c49ba 100644 (file)
@@ -904,8 +904,6 @@ struct amdgpu_device {
        struct amdgpu_reg_access reg;
        /* protects concurrent PCIE register access */
        spinlock_t pcie_idx_lock;
-       amdgpu_rreg_t                   pcie_rreg;
-       amdgpu_wreg_t                   pcie_wreg;
        amdgpu_rreg_ext_t               pcie_rreg_ext;
        amdgpu_wreg_ext_t               pcie_wreg_ext;
        amdgpu_rreg64_t                 pcie_rreg64;
@@ -1306,8 +1304,8 @@ int emu_soc_asic_init(struct amdgpu_device *adev);
 #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
 #define RREG32_XCC(reg, inst) amdgpu_device_xcc_rreg(adev, (reg), 0, inst)
 #define WREG32_XCC(reg, v, inst) amdgpu_device_xcc_wreg(adev, (reg), (v), 0, inst)
-#define RREG32_PCIE(reg) adev->pcie_rreg(adev, (reg))
-#define WREG32_PCIE(reg, v) adev->pcie_wreg(adev, (reg), (v))
+#define RREG32_PCIE(reg) amdgpu_reg_pcie_rd32(adev, (reg))
+#define WREG32_PCIE(reg, v) amdgpu_reg_pcie_wr32(adev, (reg), (v))
 #define RREG32_PCIE_PORT(reg) amdgpu_reg_pciep_rd32(adev, (reg))
 #define WREG32_PCIE_PORT(reg, v) amdgpu_reg_pciep_wr32(adev, (reg), (v))
 #define RREG32_PCIE_EXT(reg) adev->pcie_rreg_ext(adev, (reg))
index fd5a49dbb4d4a07751da0259a06565164902d450..57a29344139778a9b12d7e65209370972d4b3a96 100644 (file)
@@ -858,23 +858,6 @@ u32 amdgpu_device_get_rev_id(struct amdgpu_device *adev)
        return adev->nbio.funcs->get_rev_id(adev);
 }
 
-/**
- * amdgpu_invalid_rreg - dummy reg read function
- *
- * @adev: amdgpu_device pointer
- * @reg: offset of register
- *
- * Dummy register read function.  Used for register blocks
- * that certain asics don't have (all asics).
- * Returns the value in the register.
- */
-static uint32_t amdgpu_invalid_rreg(struct amdgpu_device *adev, uint32_t reg)
-{
-       dev_err(adev->dev, "Invalid callback to read register 0x%04X\n", reg);
-       BUG();
-       return 0;
-}
-
 static uint32_t amdgpu_invalid_rreg_ext(struct amdgpu_device *adev, uint64_t reg)
 {
        dev_err(adev->dev, "Invalid callback to read register 0x%llX\n", reg);
@@ -882,24 +865,6 @@ static uint32_t amdgpu_invalid_rreg_ext(struct amdgpu_device *adev, uint64_t reg
        return 0;
 }
 
-/**
- * amdgpu_invalid_wreg - dummy reg write function
- *
- * @adev: amdgpu_device pointer
- * @reg: offset of register
- * @v: value to write to the register
- *
- * Dummy register read function.  Used for register blocks
- * that certain asics don't have (all asics).
- */
-static void amdgpu_invalid_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v)
-{
-       dev_err(adev->dev,
-               "Invalid callback to write register 0x%04X with 0x%08X\n", reg,
-               v);
-       BUG();
-}
-
 static void amdgpu_invalid_wreg_ext(struct amdgpu_device *adev, uint64_t reg, uint32_t v)
 {
        dev_err(adev->dev,
@@ -3790,8 +3755,6 @@ int amdgpu_device_init(struct amdgpu_device *adev,
 
        amdgpu_reg_access_init(adev);
 
-       adev->pcie_rreg = &amdgpu_invalid_rreg;
-       adev->pcie_wreg = &amdgpu_invalid_wreg;
        adev->pcie_rreg_ext = &amdgpu_invalid_rreg_ext;
        adev->pcie_wreg_ext = &amdgpu_invalid_wreg_ext;
        adev->pcie_rreg64 = &amdgpu_invalid_rreg64;
index 175fdfc5229b8c17c0aab6522fa1cba5d297a6b3..11ba235ee1438f2e41a947166f07cd465f9dfc6a 100644 (file)
@@ -59,6 +59,8 @@ void amdgpu_reg_access_init(struct amdgpu_device *adev)
        adev->reg.audio_endpt.rreg = NULL;
        adev->reg.audio_endpt.wreg = NULL;
 
+       adev->reg.pcie.rreg = NULL;
+       adev->reg.pcie.wreg = NULL;
        adev->reg.pcie.port_rreg = NULL;
        adev->reg.pcie.port_wreg = NULL;
 }
@@ -182,6 +184,24 @@ void amdgpu_reg_audio_endpt_wr32(struct amdgpu_device *adev, uint32_t block,
        adev->reg.audio_endpt.wreg(adev, block, reg, v);
 }
 
+uint32_t amdgpu_reg_pcie_rd32(struct amdgpu_device *adev, uint32_t reg)
+{
+       if (!adev->reg.pcie.rreg) {
+               dev_err_once(adev->dev, "PCIE register read not supported\n");
+               return 0;
+       }
+       return adev->reg.pcie.rreg(adev, reg);
+}
+
+void amdgpu_reg_pcie_wr32(struct amdgpu_device *adev, uint32_t reg, uint32_t v)
+{
+       if (!adev->reg.pcie.wreg) {
+               dev_err_once(adev->dev, "PCIE register write not supported\n");
+               return;
+       }
+       adev->reg.pcie.wreg(adev, reg, v);
+}
+
 uint32_t amdgpu_reg_pciep_rd32(struct amdgpu_device *adev, uint32_t reg)
 {
        if (!adev->reg.pcie.port_rreg) {
@@ -231,7 +251,7 @@ uint32_t amdgpu_device_rreg(struct amdgpu_device *adev, uint32_t reg,
                        ret = readl(((void __iomem *)adev->rmmio) + (reg * 4));
                }
        } else {
-               ret = adev->pcie_rreg(adev, reg * 4);
+               ret = amdgpu_reg_pcie_rd32(adev, reg * 4);
        }
 
        trace_amdgpu_device_rreg(adev->pdev->device, reg, ret);
@@ -296,7 +316,7 @@ uint32_t amdgpu_device_xcc_rreg(struct amdgpu_device *adev, uint32_t reg,
                        ret = readl(((void __iomem *)adev->rmmio) + (reg * 4));
                }
        } else {
-               ret = adev->pcie_rreg(adev, reg * 4);
+               ret = amdgpu_reg_pcie_rd32(adev, reg * 4);
        }
 
        return ret;
@@ -354,7 +374,7 @@ void amdgpu_device_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v,
                        writel(v, ((void __iomem *)adev->rmmio) + (reg * 4));
                }
        } else {
-               adev->pcie_wreg(adev, reg * 4, v);
+               amdgpu_reg_pcie_wr32(adev, reg * 4, v);
        }
 
        trace_amdgpu_device_wreg(adev->pdev->device, reg, v);
@@ -381,7 +401,7 @@ void amdgpu_mm_wreg_mmio_rlc(struct amdgpu_device *adev, uint32_t reg,
                if (adev->gfx.rlc.funcs->is_rlcg_access_range(adev, reg))
                        return amdgpu_sriov_wreg(adev, reg, v, 0, 0, xcc_id);
        } else if ((reg * 4) >= adev->rmmio_size) {
-               adev->pcie_wreg(adev, reg * 4, v);
+               amdgpu_reg_pcie_wr32(adev, reg * 4, v);
        } else {
                writel(v, ((void __iomem *)adev->rmmio) + (reg * 4));
        }
@@ -422,7 +442,7 @@ void amdgpu_device_xcc_wreg(struct amdgpu_device *adev, uint32_t reg,
                        writel(v, ((void __iomem *)adev->rmmio) + (reg * 4));
                }
        } else {
-               adev->pcie_wreg(adev, reg * 4, v);
+               amdgpu_reg_pcie_wr32(adev, reg * 4, v);
        }
 }
 
index eb449dbb8fd4547d517b0f03bc22fb2924f75f64..8a83eb36945ba4a13b1951481efd06dd96c75ddf 100644 (file)
@@ -50,6 +50,8 @@ struct amdgpu_reg_ind_blk {
 };
 
 struct amdgpu_reg_pcie_ind {
+       amdgpu_rreg_t rreg;
+       amdgpu_wreg_t wreg;
        amdgpu_rreg_t port_rreg;
        amdgpu_wreg_t port_wreg;
 };
@@ -81,6 +83,8 @@ uint32_t amdgpu_reg_audio_endpt_rd32(struct amdgpu_device *adev, uint32_t block,
                                     uint32_t reg);
 void amdgpu_reg_audio_endpt_wr32(struct amdgpu_device *adev, uint32_t block,
                                 uint32_t reg, uint32_t v);
+uint32_t amdgpu_reg_pcie_rd32(struct amdgpu_device *adev, uint32_t reg);
+void amdgpu_reg_pcie_wr32(struct amdgpu_device *adev, uint32_t reg, uint32_t v);
 uint32_t amdgpu_reg_pciep_rd32(struct amdgpu_device *adev, uint32_t reg);
 void amdgpu_reg_pciep_wr32(struct amdgpu_device *adev, uint32_t reg,
                           uint32_t v);
index 90c9a2e1cf5b4828374c9dad8c13ea93a2f1238a..a4461574f881ea3153b72fea62b7ed1315271367 100644 (file)
@@ -1986,8 +1986,8 @@ static int cik_common_early_init(struct amdgpu_ip_block *ip_block)
 
        adev->reg.smc.rreg = cik_smc_rreg;
        adev->reg.smc.wreg = cik_smc_wreg;
-       adev->pcie_rreg = &cik_pcie_rreg;
-       adev->pcie_wreg = &cik_pcie_wreg;
+       adev->reg.pcie.rreg = &cik_pcie_rreg;
+       adev->reg.pcie.wreg = &cik_pcie_wreg;
        adev->reg.uvd_ctx.rreg = &cik_uvd_ctx_rreg;
        adev->reg.uvd_ctx.wreg = &cik_uvd_ctx_wreg;
        adev->reg.didt.rreg = &cik_didt_rreg;
index b3abf6554386f0ea0f3b599776b405b2951736d1..302c56630bd8ba7278356a41733b776d7c65ce8f 100644 (file)
@@ -635,8 +635,8 @@ static int nv_common_early_init(struct amdgpu_ip_block *ip_block)
        struct amdgpu_device *adev = ip_block->adev;
 
        adev->nbio.funcs->set_reg_remap(adev);
-       adev->pcie_rreg = &amdgpu_device_indirect_rreg;
-       adev->pcie_wreg = &amdgpu_device_indirect_wreg;
+       adev->reg.pcie.rreg = &amdgpu_device_indirect_rreg;
+       adev->reg.pcie.wreg = &amdgpu_device_indirect_wreg;
        adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
        adev->pcie_wreg64 = &amdgpu_device_indirect_wreg64;
        adev->reg.pcie.port_rreg = &amdgpu_device_pcie_port_rreg;
index a517c6cd07118bc0122c2dead68827a6951336d6..4aadb7a19a2a39c51b673960b777fe143b08f857 100644 (file)
@@ -2039,8 +2039,8 @@ static int si_common_early_init(struct amdgpu_ip_block *ip_block)
 
        adev->reg.smc.rreg = si_smc_rreg;
        adev->reg.smc.wreg = si_smc_wreg;
-       adev->pcie_rreg = &si_pcie_rreg;
-       adev->pcie_wreg = &si_pcie_wreg;
+       adev->reg.pcie.rreg = &si_pcie_rreg;
+       adev->reg.pcie.wreg = &si_pcie_wreg;
        adev->reg.pcie.port_rreg = &si_pciep_rreg;
        adev->reg.pcie.port_wreg = &si_pciep_wreg;
        adev->reg.uvd_ctx.rreg = &si_uvd_ctx_rreg;
index 7f2f047bee10f3e3253e4525dd3c647e1d0884a2..440ebd845cf332da42fcb21625ca164d0c19a219 100644 (file)
@@ -961,8 +961,8 @@ static int soc15_common_early_init(struct amdgpu_ip_block *ip_block)
        struct amdgpu_device *adev = ip_block->adev;
 
        adev->nbio.funcs->set_reg_remap(adev);
-       adev->pcie_rreg = &amdgpu_device_indirect_rreg;
-       adev->pcie_wreg = &amdgpu_device_indirect_wreg;
+       adev->reg.pcie.rreg = &amdgpu_device_indirect_rreg;
+       adev->reg.pcie.wreg = &amdgpu_device_indirect_wreg;
        adev->pcie_rreg_ext = &amdgpu_device_indirect_rreg_ext;
        adev->pcie_wreg_ext = &amdgpu_device_indirect_wreg_ext;
        adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
index 23c26a25ac462a8e91270a5a215e1651999c5653..f4e6c4d3263a623e11e02641c5a6b4862b77b4ca 100644 (file)
@@ -589,8 +589,8 @@ static int soc21_common_early_init(struct amdgpu_ip_block *ip_block)
        struct amdgpu_device *adev = ip_block->adev;
 
        adev->nbio.funcs->set_reg_remap(adev);
-       adev->pcie_rreg = &amdgpu_device_indirect_rreg;
-       adev->pcie_wreg = &amdgpu_device_indirect_wreg;
+       adev->reg.pcie.rreg = &amdgpu_device_indirect_rreg;
+       adev->reg.pcie.wreg = &amdgpu_device_indirect_wreg;
        adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
        adev->pcie_wreg64 = &amdgpu_device_indirect_wreg64;
        adev->reg.pcie.port_rreg = &amdgpu_device_pcie_port_rreg;
index 7c59d9b0a5413edb1939ae40fe0f8fb05cf8c334..2b2b8737ec5e793ec69e3ef68df1ca707eae8472 100644 (file)
@@ -362,8 +362,8 @@ static int soc24_common_early_init(struct amdgpu_ip_block *ip_block)
        struct amdgpu_device *adev = ip_block->adev;
 
        adev->nbio.funcs->set_reg_remap(adev);
-       adev->pcie_rreg = &amdgpu_device_indirect_rreg;
-       adev->pcie_wreg = &amdgpu_device_indirect_wreg;
+       adev->reg.pcie.rreg = &amdgpu_device_indirect_rreg;
+       adev->reg.pcie.wreg = &amdgpu_device_indirect_wreg;
        adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
        adev->pcie_wreg64 = &amdgpu_device_indirect_wreg64;
        adev->reg.pcie.port_rreg = &amdgpu_device_pcie_port_rreg;
index 8c808a6d08a54e83e661dc20ad1b2148161570c6..d0bc844a5ba62fe24b57d6e2f24409929126bff2 100644 (file)
@@ -250,8 +250,8 @@ static int soc_v1_0_common_early_init(struct amdgpu_ip_block *ip_block)
 {
        struct amdgpu_device *adev = ip_block->adev;
 
-       adev->pcie_rreg = &amdgpu_device_indirect_rreg;
-       adev->pcie_wreg = &amdgpu_device_indirect_wreg;
+       adev->reg.pcie.rreg = &amdgpu_device_indirect_rreg;
+       adev->reg.pcie.wreg = &amdgpu_device_indirect_wreg;
        adev->pcie_rreg_ext = &amdgpu_device_indirect_rreg_ext;
        adev->pcie_wreg_ext = &amdgpu_device_indirect_wreg_ext;
        adev->pcie_rreg64 = &amdgpu_device_indirect_rreg64;
index b8b6e1ea0d523d207b4a534b9ef0cd644f5b2926..7d1f9a25b109c87cd8e05f21bdfa9ba06d7be8b0 100644 (file)
@@ -1460,8 +1460,8 @@ static int vi_common_early_init(struct amdgpu_ip_block *ip_block)
                adev->reg.smc.rreg = vi_smc_rreg;
                adev->reg.smc.wreg = vi_smc_wreg;
        }
-       adev->pcie_rreg = &vi_pcie_rreg;
-       adev->pcie_wreg = &vi_pcie_wreg;
+       adev->reg.pcie.rreg = &vi_pcie_rreg;
+       adev->reg.pcie.wreg = &vi_pcie_wreg;
        adev->reg.uvd_ctx.rreg = &vi_uvd_ctx_rreg;
        adev->reg.uvd_ctx.wreg = &vi_uvd_ctx_wreg;
        adev->reg.didt.rreg = &vi_didt_rreg;