From: Mark Brown Date: Thu, 11 Jun 2026 19:49:43 +0000 (+0100) Subject: ASoC: rockchip: Reorder clock enable sequence X-Git-Url: http://git.ipfire.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=4263ed78c5270d7bb31677f554745ba0112c0e7c;p=thirdparty%2Flinux.git ASoC: rockchip: Reorder clock enable sequence bui duc phuc says: This series reorders the runtime resume clock enable sequence in the Rockchip SPDIF and PDM drivers to enable the bus clock before the functional controller clock. It also updates the SPDIF DT binding clock descriptions to match the actual clock usage in the driver. Additionally, this v2 adds two new patches addressing issues reported by the Sashiko AI Review tool regarding regcache sync failure handling and runtime PM resume status validation. Testing: - Patch 1: Verified (dt_binding_check passed). - Patches 2 to 5: Compile tested only. Please help test if you have the relevant Rockchip hardware. Link: https://patch.msgid.link/20260602101608.45137-1-phucduc.bui@gmail.com --- 4263ed78c5270d7bb31677f554745ba0112c0e7c