From: Christophe Lyon Date: Mon, 27 Feb 2023 18:06:41 +0000 (+0000) Subject: arm: [MVE intrinsics] factorize vrbsrq X-Git-Tag: basepoints/gcc-15~9371 X-Git-Url: http://git.ipfire.org/cgi-bin/gitweb.cgi?a=commitdiff_plain;h=6ff07398d52453696bfca1a914aed2bfe44ee042;p=thirdparty%2Fgcc.git arm: [MVE intrinsics] factorize vrbsrq Factorize vrbsrq builtins so that they use parameterized names. 2022-12-12 Christophe Lyon gcc/ * config/arm/iterators.md (MVE_VBRSR_M_N_FP, MVE_VBRSR_N_FP): New. (mve_insn): Add vbrsr. * config/arm/mve.md (mve_vbrsrq_n_f): Rename into ... (@mve_q_n_f): ... this. (mve_vbrsrq_n_): Rename into ... (@mve_q_n_): ... this. (mve_vbrsrq_m_n_): Rename into ... (@mve_q_m_n_): ... this. (mve_vbrsrq_m_n_f): Rename into ... (@mve_q_m_n_f): ... this. --- diff --git a/gcc/config/arm/iterators.md b/gcc/config/arm/iterators.md index d1d14488b561..dfc8d9cae724 100644 --- a/gcc/config/arm/iterators.md +++ b/gcc/config/arm/iterators.md @@ -610,6 +610,14 @@ VCREATEQ_F ]) +(define_int_iterator MVE_VBRSR_M_N_FP [ + VBRSRQ_M_N_F + ]) + +(define_int_iterator MVE_VBRSR_N_FP [ + VBRSRQ_N_F + ]) + ;; MVE comparison iterators (define_int_iterator MVE_CMP_M [ VCMPCSQ_M_U @@ -900,6 +908,8 @@ (VBICQ_M_N_S "vbic") (VBICQ_M_N_U "vbic") (VBICQ_M_S "vbic") (VBICQ_M_U "vbic") (VBICQ_M_F "vbic") (VBICQ_N_S "vbic") (VBICQ_N_U "vbic") + (VBRSRQ_M_N_S "vbrsr") (VBRSRQ_M_N_U "vbrsr") (VBRSRQ_M_N_F "vbrsr") + (VBRSRQ_N_S "vbrsr") (VBRSRQ_N_U "vbrsr") (VBRSRQ_N_F "vbrsr") (VCLSQ_M_S "vcls") (VCLSQ_S "vcls") (VCLZQ_M_S "vclz") (VCLZQ_M_U "vclz") diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md index 7898361b859a..beca74d4964c 100644 --- a/gcc/config/arm/mve.md +++ b/gcc/config/arm/mve.md @@ -529,15 +529,15 @@ ;; ;; [vbrsrq_n_f]) ;; -(define_insn "mve_vbrsrq_n_f" +(define_insn "@mve_q_n_f" [ (set (match_operand:MVE_0 0 "s_register_operand" "=w") (unspec:MVE_0 [(match_operand:MVE_0 1 "s_register_operand" "w") (match_operand:SI 2 "s_register_operand" "r")] - VBRSRQ_N_F)) + MVE_VBRSR_N_FP)) ] "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" - "vbrsr. %q0, %q1, %2" + ".\t%q0, %q1, %2" [(set_attr "type" "mve_move") ]) @@ -826,7 +826,7 @@ ;; ;; [vbrsrq_n_u, vbrsrq_n_s]) ;; -(define_insn "mve_vbrsrq_n_" +(define_insn "@mve_q_n_" [ (set (match_operand:MVE_2 0 "s_register_operand" "=w") (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "w") @@ -834,7 +834,7 @@ VBRSRQ_N)) ] "TARGET_HAVE_MVE" - "vbrsr.%# %q0, %q1, %2" + ".%#\t%q0, %q1, %2" [(set_attr "type" "mve_move") ]) @@ -2802,7 +2802,7 @@ ;; ;; [vbrsrq_m_n_u, vbrsrq_m_n_s]) ;; -(define_insn "mve_vbrsrq_m_n_" +(define_insn "@mve_q_m_n_" [ (set (match_operand:MVE_2 0 "s_register_operand" "=w") (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "0") @@ -2812,7 +2812,7 @@ VBRSRQ_M_N)) ] "TARGET_HAVE_MVE" - "vpst\;vbrsrt.%# %q0, %q2, %3" + "vpst\;t.%#\t%q0, %q2, %3" [(set_attr "type" "mve_move") (set_attr "length""8")]) @@ -3257,17 +3257,17 @@ ;; ;; [vbrsrq_m_n_f]) ;; -(define_insn "mve_vbrsrq_m_n_f" +(define_insn "@mve_q_m_n_f" [ (set (match_operand:MVE_0 0 "s_register_operand" "=w") (unspec:MVE_0 [(match_operand:MVE_0 1 "s_register_operand" "0") (match_operand:MVE_0 2 "s_register_operand" "w") (match_operand:SI 3 "s_register_operand" "r") (match_operand: 4 "vpr_register_operand" "Up")] - VBRSRQ_M_N_F)) + MVE_VBRSR_M_N_FP)) ] "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" - "vpst\;vbrsrt.%# %q0, %q2, %3" + "vpst\;t.%#\t%q0, %q2, %3" [(set_attr "type" "mve_move") (set_attr "length""8")])