]> git.ipfire.org Git - thirdparty/kernel/linux.git/log
thirdparty/kernel/linux.git
2 weeks agoMerge tag 'tegra-for-6.20-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel...
Arnd Bergmann [Mon, 26 Jan 2026 14:45:52 +0000 (15:45 +0100)] 
Merge tag 'tegra-for-6.20-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

arm64: tegra: Changes for v6.20-rc1

This update improves Device Tree support for 64-bit Tegra platforms,
specifically focusing on the Smaug board and the Tegra264 SoC. It
enables full USB-C functionality on Smaug by adding role-switching
support and enabling DisplayPort altmode. For Tegra264, it introduces
nodes for Command Queue Virtualization (CMDQV) in the SMMU, adds the
Data Backbone (DBB) clock for the memory controller, and corrects CPU
compatible strings to match the Neoverse V3AE core. Additionally, it
performs a cleanup by removing redundant status = "okay" properties
across Tegra186, Tegra194, Tegra234, and Tegra264 files.

* tag 'tegra-for-6.20-arm64-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  arm64: tegra: smaug: Add usb-role-switch support
  arm64: tegra: smaug: Complete and enable tegra-udc node
  arm64: tegra: smaug: Enable DisplayPort via USB-C port
  arm64: tegra: Correct CPU compatibles on Tegra264
  arm64: tegra: Drop unneeded status=okay on Tegra264
  arm64: tegra: Drop unneeded status=okay on Tegra234
  arm64: tegra: Drop unneeded status=okay on Tegra194
  arm64: tegra: Drop unneeded status=okay on Tegra186
  arm64: tegra: Add nodes for CMDQV
  arm64: tegra: Add DBB clock to EMC on Tegra264

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoMerge tag 'tegra-for-6.20-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git...
Arnd Bergmann [Mon, 26 Jan 2026 14:45:04 +0000 (15:45 +0100)] 
Merge tag 'tegra-for-6.20-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

ARM: tegra: Device tree changes for v6.20-rc1

This update corrects the DSI Device Tree nodes for Tegra20 and Tegra30
by adding missing properties (nvidia,mipi-calibrate and cell
definitions) to ensure proper MIPI calibration support.

* tag 'tegra-for-6.20-arm-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  ARM: tegra: Adjust DSI nodes for Tegra20/Tegra30

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoARM: dts: samsung: Drop s3c6400.dtsi
Rob Herring (Arm) [Sat, 17 Jan 2026 18:22:54 +0000 (19:22 +0100)] 
ARM: dts: samsung: Drop s3c6400.dtsi

This .dtsi file is not included anywhere in the tree and can't be
tested.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://patch.msgid.link/20251212203226.458694-7-robh@kernel.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20260117182257.14799-2-krzk@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoARM: dts: nuvoton: Minor whitespace cleanup
Krzysztof Kozlowski [Sat, 17 Jan 2026 18:21:17 +0000 (19:21 +0100)] 
ARM: dts: nuvoton: Minor whitespace cleanup

The DTS code coding style expects exactly one space around '='
character.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://patch.msgid.link/20250819131725.86770-3-krzysztof.kozlowski@linaro.org
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20260117182117.14483-4-krzk@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoMerge tag 'samsung-dt64-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git...
Arnd Bergmann [Mon, 26 Jan 2026 14:42:53 +0000 (15:42 +0100)] 
Merge tag 'samsung-dt64-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into soc/dt

Samsung DTS ARM64 changes for v6.20

1. ExynosAutov920:
 - Add MFD clock controller node.

2. Google GS101:
 - Add True Random Number Generator (TRNG) and OTP nvmem nodes.
 - Correct the PMU (Power Management Unit) compatibles by dropping
   fallback to syscon.  The PMU on Samsung devices serves the role of
   syscon, however on GS101 it cannot be used via standard Linux syscon
   interface, because register accesses require custom regmap.  It was
   simply never correctly working with "syscon" compatible fallback.
 - Add phandles to System Registers SYSREG blocks in clock controllers,
   necessary for enabling automatic clock control later.

* tag 'samsung-dt64-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  arm64: dts: exynos: gs101: add OTP node
  arm64: dts: exynos: gs101: add samsung,sysreg property to CMU nodes
  arm64: dts: exynosautov920: add CMU_MFD clock DT nodes
  arm64: dts: exynos: gs101: remove syscon compatible from pmu node
  dt-bindings: soc: samsung: exynos-pmu: remove syscon for google,gs101-pmu
  arm64: dts: exynos: gs101: add TRNG node
  dt-bindings: rng: add google,gs101-trng compatible

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoMerge tag 'dt64-cleanup-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git...
Arnd Bergmann [Mon, 26 Jan 2026 14:40:33 +0000 (15:40 +0100)] 
Merge tag 'dt64-cleanup-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt into soc/dt

Minor improvements in ARM64 DTS for v6.20

Several minor cleanups for Nuvoton, LG, Spreadtrum, Toshiba, Cavium, ARM
and APM SoCs:

1. Switch to recommended node names by fixing style
   (s/lowercase/hyphen/), using generic naming and adhering to DT
   bindings.

2. Use consistent whitespaces around.

3. Add missing properties like UART clocks (Cavium Thunder 88xx) or
   "reg" (APM).

4. Drop incorrect or long time deprecated propeties.

5. Correct clock cells to 0 for fixed-factor-clock clocks.

* tag 'dt64-cleanup-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt:
  arm64: dts: apm: Drop "dma" device_type
  arm64: dts: apm: Add "reg" to "syscon-reboot" and "syscon-poweroff"
  arm64: dts: apm: Use recommended i2c node names
  arm64: dts: apm/shadowcat: More clock clean-ups
  ARM: dts: vexpress/v2m-rs1: Use documented arm,vexpress,config-bus child node names
  arm64: dts: cavium: Drop thunder2
  arm64: dts: cavium: thunder-88xx: Add missing PL011 "uartclk"
  arm64: dts: toshiba: Use recommended node names
  arm64: dts: sprd: Use recommended node names
  arm64: dts: lg: Use recommended simple-bus node name
  arm64: dts: nuvoton: npcm845: Minor whitespace cleanup
  arm64: dts: toshiba: tmpv7708: Align node names with DT bindings

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoMerge tag 'renesas-dts-for-v6.20-tag2' of git://git.kernel.org/pub/scm/linux/kernel...
Arnd Bergmann [Mon, 26 Jan 2026 14:36:27 +0000 (15:36 +0100)] 
Merge tag 'renesas-dts-for-v6.20-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DTS updates for v6.20 (take two)

  - Add cpufreq, thermal, GPIO IRQ, and CAN-FD support for the RZ/T2H
    and RZ/N2H SoCs and their EVK boards,
  - Add more serial (RSCI) and CAN-FD support for the RZ/V2H and RZ/V2N
    SoCs,
  - Drop unused .dtsi files,
  - Add I3C support for the RZ/G3E SMARC SoM,
  - Add GPIO support for the RZ/N1 SoC,
  - Miscellaneous fixes and improvements.

* tag 'renesas-dts-for-v6.20-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (27 commits)
  arm64: dts: renesas: rzt2h-rzn2h-evk: Reorder ADC nodes
  ARM: dts: r9a06g032: Add support for GPIO interrupts
  ARM: dts: r9a06g032: Add GPIO controllers
  arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support
  arm64: dts: renesas: Use lowercase hex
  arm64: dts: renesas: Use hyphens in node names
  arm/arm64: dts: renesas: Drop unused .dtsi
  arm64: dts: renesas: rzt2h-n2h-evk-common: Use GPIO for SD0 write protect
  arm64: dts: renesas: r9a09g057: Add CANFD node
  arm64: dts: renesas: r9a09g056: Add CANFD node
  arm64: dts: renesas: r9a09g087m44-rzn2h-evk: Enable CANFD
  arm64: dts: renesas: r9a09g077m44-rzt2h-evk: Enable CANFD
  arm64: dts: renesas: r9a09g087: Add CANFD node
  arm64: dts: renesas: r9a09g077: Add CANFD node
  arm64: dts: renesas: r9a09g057: Add RSCI nodes
  arm64: dts: renesas: r9a09g056: Add RSCI nodes
  arm64: dts: renesas: r9a09g087m44-rzn2h-evk: Add GPIO keys
  arm64: dts: renesas: r9a09g077m44-rzt2h-evk: Add GPIO keys
  arm64: dts: renesas: r9a09g087: Add GPIO IRQ support
  arm64: dts: renesas: r9a09g077: Add GPIO IRQ support
  ...

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2 weeks agoMerge tag 'renesas-dt-bindings-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux...
Arnd Bergmann [Mon, 26 Jan 2026 14:33:46 +0000 (15:33 +0100)] 
Merge tag 'renesas-dt-bindings-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DT binding updates for v6.20

  - Document the RZ/N1 GPIO Interrupt Multiplexer.

* tag 'renesas-dt-bindings-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: soc: renesas: Document RZ/N1 GPIO Interrupt Multiplexer

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
3 weeks agoMerge tag 'apple-soc-dt-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git...
Krzysztof Kozlowski [Thu, 22 Jan 2026 10:09:43 +0000 (11:09 +0100)] 
Merge tag 'apple-soc-dt-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/sven/linux into soc/dt

Apple SoC DT update for 6.20

- Add all required nodes and connections for USB3 support. This is
  responsible for the majority of the diffstat. The dt-bindings for the
  Type-C PHY are scheduled to be sent via the PHY tree and are already
  in next.
- Add RTC subnodes to the System Management Controller
- Add chassis-type property for all M1 and M2 machines
- Fix some minor power management issues
- Add backlight nodes for the A9X-based iPad Pro

* tag 'apple-soc-dt-6.20' of https://git.kernel.org/pub/scm/linux/kernel/git/sven/linux:
  arm64: dts: apple: t60xx: Add nodes for integrated USB Type-C ports
  arm64: dts: apple: t8112: Add nodes for integrated USB Type-C ports
  arm64: dts: apple: t8103: Add nodes for integrated USB Type-C ports
  arm64: dts: apple: t8103: Add ps_pmp dependency to ps_gfx
  arm64: dts: apple: t8103: Mark ATC USB AON domains as always-on
  arm64: dts: apple: t8112-j473: Keep the HDMI port powered on
  arm64: dts: apple: Add chassis-type property for Apple iMacs
  arm64: dts: apple: Add chassis-type property for Mac Pro
  arm64: dts: apple: Add chassis-type property for Apple desktop devices
  arm64: dts: apple: Add chassis-type property for all Macbooks
  arm64: dts: apple: s8001: Add DWI backlight for J98a, J99a
  arm64: dts: apple: t8103,t60xx,t8112: Add SMC RTC node

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'lpc32xx-dt-for-6.20' of https://github.com/vzapolskiy/linux-lpc32xx into...
Krzysztof Kozlowski [Thu, 22 Jan 2026 10:05:15 +0000 (11:05 +0100)] 
Merge tag 'lpc32xx-dt-for-6.20' of https://github.com/vzapolskiy/linux-lpc32xx into soc/dt

ARM: nxp: lpc: device tree updates for v6.20

This pull request contains device tree changes for ARM NXP LPC32xx intended
for v6.20, please pull the following:

- Frank fixes device tree checker warnings reported for NXP LPC32xx boards,
- Piotr addes a DMA mux block under SCB, DMA properties to controllers and
  I2S support for NXP LPC32xx,
- Kuldeep corrects values of PrimeCell PL022 'clocks' and 'clock-names'
  properties, this is the change from a waiting queue, recently it was
  repeatedly done by Frank, the hesitation was about a probable ABI break,
  but here in particular the risk is practically negligible due to the kept
  backwards compatibale 'clocks' property,
- Vladimir adds a few missing properties to a number of LPC32xx controllers.

* tag 'lpc32xx-dt-for-6.20' of https://github.com/vzapolskiy/linux-lpc32xx:
  arm: dts: lpc32xx: add interrupts property to Motor Control PWM
  arm: dts: lpc32xx: add clocks property to Motor Control PWM device tree node
  ARM: dts: lpc32xx: Add missing properties to I2S device tree nodes
  ARM: dts: lpc32xx: Declare the second AHB master support on PL080 DMA controller
  ARM: dts: lpc32xx: Add missing DMA properties
  ARM: dts: lpc32xx: Use syscon for system control block
  ARM: dts: lpc32xx: describe FLASH_INT of SLC NAND controller
  ARM: dts: lpc32xx: change NAND controllers node names
  ARM: dts: lpc32xx: Update spi clock properties
  ARM: dts: lpc3250-phy3250: replace deprecated at25 properties with new ones
  ARM: dts: lpc3250-phy3250: rename nodename at@0 to eeprom@0
  ARM: dts: lpc3250-ea3250: add key- prefix for gpio-keys
  ARM: dts: lpc32xx: remove usb bus and elevate all children nodes

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'aspeed-6.20-devicetree-1' of https://git.kernel.org/pub/scm/linux/kernel...
Krzysztof Kozlowski [Thu, 22 Jan 2026 09:59:14 +0000 (10:59 +0100)] 
Merge tag 'aspeed-6.20-devicetree-1' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux into soc/dt

aspeed: second batch of arm devicetree changes for 6.20

New platforms:

- Facebook Anacapa

  The Meta Anacapa BMC is the DC-SCM (Data Center Secure Control
  Module) controller for the Meta OCP Open Rack Wide (ORW) compute tray.
  This platform is a key component of the AMD Helios AI rack reference
  design system, designed for next-generation AI workloads.

  The BMC utilizes the Aspeed AST2600 SoC to manage the compute tray, which
  contains up to 4 AMD Instinct MI450 Series GPUs (connected via a Broadcom
  OCP NIC) and host CPUs. Its primary role is to provide essential system
  control, power sequencing, and telemetry reporting for the compute complex
  via the OpenBMC software stack.

  For more detail on the AMD Helios reference design:

  https://www.amd.com/en/blogs/2025/amd-helios-ai-rack-built-on-metas-2025-ocp-design.html

- ASRock Rack ALTRAD8

  The ALTRAD8 BMC is an Aspeed AST2500-based BMC for the ASRock Rack
  ALTRAD8UD-1L2T and ALTRAD8UD2-1L2Q boards.

Significant changes:

- Switch IBM FSI CFAM nodes to use non-deprecated AT25 properties

Updated platforms:

- bletchley (Facebook): USB-C tweaks

* tag 'aspeed-6.20-devicetree-1' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux:
  ARM: dts: aspeed: ibm: Use non-deprecated AT25 properties
  ARM: dts: aspeed: add device tree for ASRock Rack ALTRAD8 BMC
  dt-bindings: arm: aspeed: add ASRock Rack ALTRAD8 board
  ARM: dts: aspeed: bletchley: Remove try-power-role from connectors
  ARM: dts: aspeed: Add Facebook Anacapa platform
  dt-bindings: arm: aspeed: Add compatible for Facebook Anacapa BMC

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'nuvoton-arm64-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux...
Krzysztof Kozlowski [Thu, 22 Jan 2026 09:54:58 +0000 (10:54 +0100)] 
Merge tag 'nuvoton-arm64-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux into soc/dt

Nuvoton arm64 devicetree changes for 6.20

Just the one patch from Rob adding the device_type property to the memory node
of the NPCM845 EVB DTS.

* tag 'nuvoton-arm64-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux:
  arm64: dts: nuvoton: Add missing "device_type" property on memory node

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'v6.20-rockchip-dts64-1' of https://git.kernel.org/pub/scm/linux/kernel...
Krzysztof Kozlowski [Thu, 22 Jan 2026 09:02:15 +0000 (10:02 +0100)] 
Merge tag 'v6.20-rockchip-dts64-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into soc/dt

New boards: Orange Pi CM5 module + Baseboard, Radxa CM5 module + IO-board.
PCIe-slot-overlay for rk3576-evb1

New peripherals: some of the video decoders on rk3576 and rk3588

Enabled peripherals: many RK3588-NPUs and a lot of other peripherals on
a plethora of boards.

* tag 'v6.20-rockchip-dts64-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: (40 commits)
  arm64: dts: rockchip: Add the vdpu383 Video Decoder on rk3576
  arm64: dts: rockchip: Add the vdpu381 Video Decoders on RK3588
  arm64: dts: rockchip: Add rk3588s-orangepi-cm5-base device tree
  dt-bindings: arm: rockchip: Add Orange Pi CM5 Base
  arm64: dts: rockchip: Enable second HDMI output on CM3588
  arm64: dts: rockchip: Add HDMI to Gameforce Ace
  arm64: dts: rockchip: Enable analog sound on RK3576 EVB1
  arm64: dts: rockchip: Enable HDMI sound on RK3576 EVB1
  arm64: dts: rockchip: Enable HDMI sound on Luckfox Core3576
  arm64: dts: rockchip: Enable HDMI sound on FriendlyElec NanoPi M5
  arm64: dts: rockchip: Use a readable audio card name on NanoPi M5
  arm64: dts: rockchip: enable NPU on rk3588-jaguar
  arm64: dts: rockchip: enable NPU on rk3588-tiger
  dt-bindings: arm: rockchip: fix description for Radxa CM5
  dt-bindings: arm: rockchip: fix description for Radxa CM3I
  arm64: dts: rockchip: Add missing everest,es8388 supplies to rk3399-roc-pc-plus
  arm64: dts: rockchip: Enable PCIe for ArmSoM Sige1
  arm64: dts: rockchip: Enable the NPU on Turing RK1
  arm64: dts: rockchip: Enable the NPU on FriendlyElec CM3588
  arm64: dts: rockchip: Enable the NPU on NanoPC T6/T6-LTS
  ...

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'v6.20-rockchip-dts32-1' of https://git.kernel.org/pub/scm/linux/kernel...
Krzysztof Kozlowski [Thu, 22 Jan 2026 08:58:41 +0000 (09:58 +0100)] 
Merge tag 'v6.20-rockchip-dts32-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into soc/dt

HEVC decoder node for RK3288.

* tag 'v6.20-rockchip-dts32-1' of https://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  ARM: dts: rockchip: Add vdec node for RK3288

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoMerge tag 'juno-updates-7.0' of https://git.kernel.org/pub/scm/linux/kernel/git/sudee...
Krzysztof Kozlowski [Thu, 22 Jan 2026 08:53:53 +0000 (09:53 +0100)] 
Merge tag 'juno-updates-7.0' of https://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into soc/dt

Armv8 Juno/Vexpress updates for v7.0

This contains a small set of DT updates:

1. Align DTS node naming with established coding style by replacing underscores
   with hyphens in node names. This is a safe change and does not affect ABI.

2. Add support for the CMN PMU on the Arm Morello platform, exposing the
   CMN-Skeena (CMN-600 r3p1–compatible) PMU via the standard CMN-600 binding.
   This enables PMU access on real Morello SDP hardware, where the registers
   are functional.

* tag 'juno-updates-7.0' of https://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux:
  arm64: dts: arm: Use hyphen in node names
  arm64: dts: morello: Add CMN PMU

Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
3 weeks agoARM: tegra: Adjust DSI nodes for Tegra20/Tegra30
Svyatoslav Ryhel [Thu, 4 Dec 2025 06:17:03 +0000 (08:17 +0200)] 
ARM: tegra: Adjust DSI nodes for Tegra20/Tegra30

Add missing nvidia,mipi-calibrate and cells properties to DSI nodes.

Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: smaug: Add usb-role-switch support
Diogo Ivo [Thu, 4 Dec 2025 21:27:21 +0000 (21:27 +0000)] 
arm64: tegra: smaug: Add usb-role-switch support

The USB2 port on Smaug is configured for OTG operation but lacked the
required 'usb-role-switch' property, leading to a failed probe and a
non-functioning USB port. Add the property along with setting the default
role to host.

Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: smaug: Complete and enable tegra-udc node
Diogo Ivo [Thu, 4 Dec 2025 21:27:20 +0000 (21:27 +0000)] 
arm64: tegra: smaug: Complete and enable tegra-udc node

Complete the missing properties in the tegra-udc node and enable it for
Smaug.

Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: smaug: Enable DisplayPort via USB-C port
Diogo Ivo [Fri, 26 Dec 2025 12:17:32 +0000 (12:17 +0000)] 
arm64: tegra: smaug: Enable DisplayPort via USB-C port

Enable both SOR and DPAUX modules allowing the USB-C port to transmit
video in DP altmode. Tested on several monitors with USB-C to HDMI
adapter.

Signed-off-by: Diogo Ivo <diogo.ivo@tecnico.ulisboa.pt>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Correct CPU compatibles on Tegra264
Krzysztof Kozlowski [Thu, 15 Jan 2026 18:48:45 +0000 (19:48 +0100)] 
arm64: tegra: Correct CPU compatibles on Tegra264

"arm,armv8" CPU compatible is only for software models and must not be
used in DTS for actual hardware.  Replace them with Neoverse V3AE
compatible, based what is written on Wikipedia [1].

Link: https://en.wikipedia.org/wiki/Tegra#Thor
Reported-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Closes: https://lore.kernel.org/all/59ae6b16-7866-413a-a1d2-4a735024c108@oss.qualcomm.com/
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Drop unneeded status=okay on Tegra264
Krzysztof Kozlowski [Thu, 15 Jan 2026 18:48:44 +0000 (19:48 +0100)] 
arm64: tegra: Drop unneeded status=okay on Tegra264

Device nodes are enabled by default and this DTSI file does not include
anything else, thus it is impossible that nodes were disabled before and
need to be re-enabled.  Adding redundant status=okay is just confusing
and suggests some other code flow.  Verified with dtx_diff.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Drop unneeded status=okay on Tegra234
Krzysztof Kozlowski [Thu, 15 Jan 2026 18:48:43 +0000 (19:48 +0100)] 
arm64: tegra: Drop unneeded status=okay on Tegra234

Device nodes are enabled by default and this DTSI file does not include
anything else, thus it is impossible that nodes were disabled before and
need to be re-enabled.  Adding redundant status=okay is just confusing
and suggests some other code flow.  Verified with dtx_diff.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Drop unneeded status=okay on Tegra194
Krzysztof Kozlowski [Thu, 15 Jan 2026 18:48:42 +0000 (19:48 +0100)] 
arm64: tegra: Drop unneeded status=okay on Tegra194

Device nodes are enabled by default and this DTSI file does not include
anything else, thus it is impossible that nodes were disabled before and
need to be re-enabled.  Adding redundant status=okay is just confusing
and suggests some other code flow.  Verified with dtx_diff.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Drop unneeded status=okay on Tegra186
Krzysztof Kozlowski [Thu, 15 Jan 2026 18:48:41 +0000 (19:48 +0100)] 
arm64: tegra: Drop unneeded status=okay on Tegra186

Device nodes are enabled by default and this DTSI file does not include
anything else, thus it is impossible that nodes were disabled before and
need to be re-enabled.  Adding redundant status=okay is just confusing
and suggests some other code flow.  Verified with dtx_diff.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Add nodes for CMDQV
Ashish Mhetre [Tue, 13 Jan 2026 05:49:35 +0000 (05:49 +0000)] 
arm64: tegra: Add nodes for CMDQV

The Command Queue Virtualization (CMDQV) hardware is part of the
SMMUv3 implementation on NVIDIA Tegra SoCs. It assists in
virtualizing the command queue for the SMMU.

Update SMMU compatible strings to use nvidia,tegra264-smmu to enable
CMDQV support. Add device tree nodes for the CMDQV hardware and enable
them on the tegra264-p3834 platform where SMMUs are enabled. Each SMMU
instance is paired with its corresponding CMDQV instance via the
nvidia,cmdqv property.

Acked-by: Nicolin Chen <nicolinc@nvidia.com>
Signed-off-by: Ashish Mhetre <amhetre@nvidia.com>
Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
3 weeks agoarm64: tegra: Add DBB clock to EMC on Tegra264
Thierry Reding [Wed, 5 Nov 2025 19:53:42 +0000 (20:53 +0100)] 
arm64: tegra: Add DBB clock to EMC on Tegra264

The DBB clock is used by the EMC to enable the data path from various IP
blocks to external memory.

Signed-off-by: Thierry Reding <treding@nvidia.com>
4 weeks agoarm64: dts: renesas: rzt2h-rzn2h-evk: Reorder ADC nodes
Lad Prabhakar [Thu, 15 Jan 2026 12:22:10 +0000 (12:22 +0000)] 
arm64: dts: renesas: rzt2h-rzn2h-evk: Reorder ADC nodes

Reorder the ADC nodes in the dts/i files so they follow the same
alphabetical ordering used elsewhere in these files.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260115122210.3971063-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoARM: dts: r9a06g032: Add support for GPIO interrupts
Herve Codina (Schneider Electric) [Wed, 14 Jan 2026 09:39:37 +0000 (10:39 +0100)] 
ARM: dts: r9a06g032: Add support for GPIO interrupts

In the RZ/N1 SoC, the GPIO interrupts are multiplexed using the GPIO
Interrupt Multiplexer.

Add the multiplexer node and connect GPIO interrupt lines to the
multiplexer.

The interrupt-map available in the multiplexer node has to be updated in
dts files depending on the GPIO usage. Indeed, the usage of an interrupt
for a GPIO is board dependent.

Up to 8 GPIOs can be used as an interrupt line (one per multiplexer
output interrupt).

Signed-off-by: Herve Codina (Schneider Electric) <herve.codina@bootlin.com>
Reviewed-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Link: https://patch.msgid.link/20260114093938.1089936-9-herve.codina@bootlin.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoARM: dts: r9a06g032: Add GPIO controllers
Herve Codina (Schneider Electric) [Wed, 14 Jan 2026 09:39:34 +0000 (10:39 +0100)] 
ARM: dts: r9a06g032: Add GPIO controllers

Add GPIO controllers (Synopsys DesignWare IPs) available in the
r9a06g032 (RZ/N1D) SoC.

Signed-off-by: Herve Codina (Schneider Electric) <herve.codina@bootlin.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Link: https://patch.msgid.link/20260114093938.1089936-6-herve.codina@bootlin.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoarm64: dts: renesas: rzg3e-smarc-som: Enable I3C support
Tommaso Merciai [Thu, 20 Nov 2025 11:51:39 +0000 (12:51 +0100)] 
arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support

Enable I3C on RZ/G3E SMARC SoM.

Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/9d1cf2cdb1c11f24378404142e4c8aff680c6961.1763638659.git.tommaso.merciai.xr@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agodt-bindings: soc: renesas: Document RZ/N1 GPIO Interrupt Multiplexer
Herve Codina (Schneider Electric) [Wed, 14 Jan 2026 09:39:35 +0000 (10:39 +0100)] 
dt-bindings: soc: renesas: Document RZ/N1 GPIO Interrupt Multiplexer

On the Renesas RZ/N1 SoC, GPIOs can generate interruptions. Those
interruption lines are multiplexed by the GPIO Interrupt Multiplexer in
order to map 32 * 3 GPIO interrupt lines to 8 GIC interrupt lines.

The GPIO interrupt multiplexer IP does nothing but select 8 GPIO
IRQ lines out of the 96 available to wire them to the GIC input lines.

Signed-off-by: Herve Codina (Schneider Electric) <herve.codina@bootlin.com>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260114093938.1089936-7-herve.codina@bootlin.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoMerge patch series "arm64: dts: apple: Add integrated USB Type-C ports"
Sven Peter [Tue, 13 Jan 2026 07:03:14 +0000 (08:03 +0100)] 
Merge patch series "arm64: dts: apple: Add integrated USB Type-C ports"

Janne Grunau <j@jannau.net> says:

Now that all dependencies for USB 2.0 and 3.x support are either merged
(tipd changes in v6.18, dwc3-apple in v6.19-rc1) or in linux-next (Apple
Type-C PHY) prepare device tree changes to expose the ports.

Each port on Apple silicon devices is driven by a separate collection of
hardware blocks. For USB 2.0 and 3.x the collection consists of:
- Apple Type-C PHY, combo PHY for USB 2.0, USB 3.x, USB4/Thunderbolt and
  DisplayPort
- Synopsys Designware dwc3 USB controller
- two DART iommu instances for dwc3
- CD321x USB PD controller (similar to Ti's TPS6598x series)

The CD321x nodes are already present so this series add the remaining
devices nodes, typec connector nodes and connections between all
components.

The devices expose except for a few exceptions noted below all ports. M1
and M2 have two ports, M1 and M2 Pro and Max have four ports and
M1 and M2 Ultra have eight ports.
The Pro and Max based Macbook Pros use only three ports. The fourth port
is used as DisplayPort PHY to drive a HDMI output via an integrated
DP to HDMI converter.
The Ultra based Mac studio devices only use six ports. The third and
fourth port on the second die is completely fused off.

The changes for t600x and t602x are in a single commit since the devices
share .dtsi files across SoC generations due to their similarity.

Depends on commit c1538b87caef ("dt-bindings: phy: Add Apple Type-C
PHY") in linux-phy's [1] next branch for `make dtbs_check` to pass.
checkpatch warns about the undocumented DT compatible strings
"apple,t8112-atcphy", "apple,t6000-atcphy" and "apple,t6020-atcphy" but
not about "apple,t8103-atcphy". I don't under why it doesn't warn about
the last. "apple,t8103-atcphy" is only found in the added devicetree
files and nowhere else in v6.19-rc1.

Tested on top of next-20260106 on M1, M2, M1 Max and M2 Pro Mac mini /
Mac studio and a few fixes for dwc3-apple and atc [2, 3, 4, 5].

Link: https://patch.msgid.link/20260109-apple-dt-usb-c-atc-dwc3-v1-0-ce0e92c1a016@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t60xx: Add nodes for integrated USB Type-C ports
Janne Grunau [Fri, 9 Jan 2026 14:07:06 +0000 (15:07 +0100)] 
arm64: dts: apple: t60xx: Add nodes for integrated USB Type-C ports

Add device nodes and connections to support USB 3.x on the SoC's
integrated Type-C ports of M1 and M2 Pro, Max and Ultra based devices.
Each Type-C port has an Apple Type-C PHY for USB 2.0, USB 3.x,
USB4/Thunderbolt, and DisplayPort, a Synopsys Designware USB 3.x
controller, two DART iommu instances and a CD321x USB PD controller.
M1 and M2 Max based Mac Studio device have two additional USB Type-C
ports on the front which are driven by an AsMedia PCIe USB controller
and integrated USB hub. These ports are not covered by this change.
The port labels use Apple's established naming scheme for the ports.

Co-developed-by: R <rqou@berkeley.edu>
Signed-off-by: R <rqou@berkeley.edu>
Co-developed-by: Hector Martin <marcan@marcan.st>
Signed-off-by: Hector Martin <marcan@marcan.st>
Signed-off-by: Janne Grunau <j@jannau.net>
Tested-by: Sven Peter <sven@kernel.org> # M1 mac mini and macbook air
Reviewed-by: Sven Peter <sven@kernel.org>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Link: https://patch.msgid.link/20260109-apple-dt-usb-c-atc-dwc3-v1-3-ce0e92c1a016@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t8112: Add nodes for integrated USB Type-C ports
Hector Martin [Fri, 9 Jan 2026 14:07:05 +0000 (15:07 +0100)] 
arm64: dts: apple: t8112: Add nodes for integrated USB Type-C ports

Add device nodes and connections to support USB 3.x on the SoC's
integrated USBi Type-C ports of M2-based devices.
Each Type-C port has an Apple Type-C PHY for USB 2.0, USB 3.x,
USB4/Thunderbolt, and DisplayPort, a Synopsys Designware USB 3.x
controller, two DART iommu instances and a CD321x USB PD controller.
The port labels use Apple's established naming scheme for the ports.

Signed-off-by: Hector Martin <marcan@marcan.st>
Co-developed-by: Janne Grunau <j@jannau.net>
Signed-off-by: Janne Grunau <j@jannau.net>
Tested-by: Sven Peter <sven@kernel.org> # M1 mac mini and macbook air
Reviewed-by: Sven Peter <sven@kernel.org>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Link: https://patch.msgid.link/20260109-apple-dt-usb-c-atc-dwc3-v1-2-ce0e92c1a016@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t8103: Add nodes for integrated USB Type-C ports
Hector Martin [Fri, 9 Jan 2026 14:07:04 +0000 (15:07 +0100)] 
arm64: dts: apple: t8103: Add nodes for integrated USB Type-C ports

Add device nodes and connections to support USB 3.x on the SoC's
integrated USB-C ports of M1-based devices.
Each Type-C port has an Apple Type-C PHY for USB 2.0, USB 3.x,
USB4/Thunderbolt, and DisplayPort, a Synopsys Designware USB 3.x
controller, two DART iommu instances and a CD321x USB PD controller.
The iMac variant with four USB-C ports has two SoC integrated USB-C
ports and two additional USB-C ports driven by an AsMedia PCIe USB
controller. The latter ports are not covered by this change.
The port labels use Apple's established naming scheme for the ports.

Signed-off-by: Hector Martin <marcan@marcan.st>
Co-developed-by: Sven Peter <sven@kernel.org>
Signed-off-by: Janne Grunau <j@jannau.net>
Tested-by: Sven Peter <sven@kernel.org> # M1 mac mini and macbook air
Reviewed-by: Sven Peter <sven@kernel.org>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Link: https://patch.msgid.link/20260109-apple-dt-usb-c-atc-dwc3-v1-1-ce0e92c1a016@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t8103: Add ps_pmp dependency to ps_gfx
Janne Grunau [Thu, 8 Jan 2026 21:04:03 +0000 (22:04 +0100)] 
arm64: dts: apple: t8103: Add ps_pmp dependency to ps_gfx

AGX appears to have a hidden communication channel to pmp, a power
management related co-processor already brought up by Apple's
bootloader. As there is not driver for this co-processor its
power-domain gets shut down after the initial boot.
This crashes the firmware running on AGX immediately.
Until there is a pmp driver and the dependency between AGX and pmp is
understood keep "ps_pmp" as dependency of "ps_gfx".

Signed-off-by: Janne Grunau <j@jannau.net>
Link: https://patch.msgid.link/20260108-apple-dt-pmgr-fixes-v1-3-cfdce629c0a8@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t8103: Mark ATC USB AON domains as always-on
Hector Martin [Thu, 8 Jan 2026 21:04:02 +0000 (22:04 +0100)] 
arm64: dts: apple: t8103: Mark ATC USB AON domains as always-on

Shutting these down breaks dwc3 init done by the firmware. We probably
never want to do this anyway. "always-on" is a plausible interpretation
of the "aon" suffix.
The t8112, t600x and t602x "ps_atc?_usb_aon" power-controller nodes are
have already "apple,always-on" properties.

Signed-off-by: Hector Martin <marcan@marcan.st>
Signed-off-by: Janne Grunau <j@jannau.net>
Link: https://patch.msgid.link/20260108-apple-dt-pmgr-fixes-v1-2-cfdce629c0a8@jannau.net
[sven: removed stale comment about PHY from commit message]
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: t8112-j473: Keep the HDMI port powered on
Janne Grunau [Thu, 8 Jan 2026 21:04:01 +0000 (22:04 +0100)] 
arm64: dts: apple: t8112-j473: Keep the HDMI port powered on

Add the display controller and DPTX phy power-domains to the framebuffer
node to keep the framebuffer and display out working after device probing
finished.
The OS has more control about the display pipeline used for the HDMI
output on M2 based devices. The HDMI output is driven by an integrated
DisplayPort to HDMI converter (Parade PS190). The DPTX phy is now
controlled by the OS and no longer by firmware running on the display
co-processor. This allows using the second display controller on the
second USB type-c port or tunneling 2 DisplayPort connections over
USB4/Thunderbolt.
The m1n1 bootloader uses the second display controller to drive the HDMI
output. Adjust for this difference compared to the notebooks as well.

Fixes: 2d5ce3fbef32 ("arm64: dts: apple: t8112: Initial t8112 (M2) device trees")
Cc: stable@vger.kernel.org
Signed-off-by: Janne Grunau <j@jannau.net>
Link: https://patch.msgid.link/20260108-apple-dt-pmgr-fixes-v1-1-cfdce629c0a8@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: Add chassis-type property for Apple iMacs
Janne Grunau [Fri, 9 Jan 2026 15:25:46 +0000 (16:25 +0100)] 
arm64: dts: apple: Add chassis-type property for Apple iMacs

Apple iMac (M1, 2021) are all-in-one devices with an integrated display.

Signed-off-by: Janne Grunau <j@jannau.net>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Reviewed-by: Mark Kettenis <kettenis@openbsd.org>
Link: https://patch.msgid.link/20260109-apple-dt-chassis-type-v1-4-c215503734c5@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: Add chassis-type property for Mac Pro
Janne Grunau [Fri, 9 Jan 2026 15:25:45 +0000 (16:25 +0100)] 
arm64: dts: apple: Add chassis-type property for Mac Pro

The tower and rack mount Mac Pro variants share the same .dts file and
are identical except for the chassis. There doesn't appear to be a
property in Apple's device tree to distinguish these two devices so use
"server" as chassis type which describes both if one doesn't look too
carefully.

Signed-off-by: Janne Grunau <j@jannau.net>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Reviewed-by: Mark Kettenis <kettenis@openbsd.org>
Link: https://patch.msgid.link/20260109-apple-dt-chassis-type-v1-3-c215503734c5@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: Add chassis-type property for Apple desktop devices
Janne Grunau [Fri, 9 Jan 2026 15:25:44 +0000 (16:25 +0100)] 
arm64: dts: apple: Add chassis-type property for Apple desktop devices

Apple's Mac mini and Studio are desktop devices. The SMBIOS has chassis
types which might be more accurate like "low profile desktop" or "mini
pc" but without clear definition what those are use plain "desktop" as
chassis-type in the root node.

Signed-off-by: Janne Grunau <j@jannau.net>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Reviewed-by: Mark Kettenis <kettenis@openbsd.org>
Link: https://patch.msgid.link/20260109-apple-dt-chassis-type-v1-2-c215503734c5@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: apple: Add chassis-type property for all Macbooks
Janne Grunau [Fri, 9 Jan 2026 15:25:43 +0000 (16:25 +0100)] 
arm64: dts: apple: Add chassis-type property for all Macbooks

All Macbook Air and Pro devices are laptops so annotate this as
chassis-tpe in the root node.

Signed-off-by: Janne Grunau <j@jannau.net>
Reviewed-by: Neal Gompa <neal@gompa.dev>
Reviewed-by: Mark Kettenis <kettenis@openbsd.org>
Link: https://patch.msgid.link/20260109-apple-dt-chassis-type-v1-1-c215503734c5@jannau.net
Signed-off-by: Sven Peter <sven@kernel.org>
4 weeks agoarm64: dts: renesas: Use lowercase hex
Krzysztof Kozlowski [Tue, 23 Dec 2025 15:24:00 +0000 (16:24 +0100)] 
arm64: dts: renesas: Use lowercase hex

The DTS code coding style expects lowercase hex for values and unit
addresses.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251223152358.152533-4-krzysztof.kozlowski@oss.qualcomm.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoarm64: dts: renesas: Use hyphens in node names
Krzysztof Kozlowski [Tue, 23 Dec 2025 15:23:59 +0000 (16:23 +0100)] 
arm64: dts: renesas: Use hyphens in node names

DTS coding style prefers hyphens instead of underscores in the node
names.  Change should be safe, because node names are not considered an
ABI.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251223152358.152533-3-krzysztof.kozlowski@oss.qualcomm.com
[geert: Fix'em all]
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoarm/arm64: dts: renesas: Drop unused .dtsi
Rob Herring (Arm) [Fri, 12 Dec 2025 20:32:07 +0000 (14:32 -0600)] 
arm/arm64: dts: renesas: Drop unused .dtsi

These .dtsi files are not included anywhere in the tree and can't be
tested.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Acked-by: Jacopo Mondi <jacopo.mondi@ideasonboard.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251212203226.458694-1-robh@kernel.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
4 weeks agoarm: dts: lpc32xx: add interrupts property to Motor Control PWM
Vladimir Zapolskiy [Sat, 10 Jan 2026 01:45:24 +0000 (03:45 +0200)] 
arm: dts: lpc32xx: add interrupts property to Motor Control PWM

Motor Control PWM shares an interrupt line with TIMER4 on MIC interrupt
controller, the interrupt serves as period (timer limit), pulse-width (match)
and capture event interrupt.

Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
4 weeks agoarm: dts: lpc32xx: add clocks property to Motor Control PWM device tree node
Vladimir Zapolskiy [Sun, 28 Dec 2025 22:49:07 +0000 (00:49 +0200)] 
arm: dts: lpc32xx: add clocks property to Motor Control PWM device tree node

Motor Control PWM depends on its own supply clock, the clock gate control
is present in TIMCLK_CTRL1 register.

Fixes: b7d41c937ed7 ("ARM: LPC32xx: Add the motor PWM to base dts file")
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
4 weeks agoarm64: dts: rockchip: Add the vdpu383 Video Decoder on rk3576
Detlev Casanova [Mon, 20 Oct 2025 21:20:09 +0000 (17:20 -0400)] 
arm64: dts: rockchip: Add the vdpu383 Video Decoder on rk3576

Add the vdpu383 Video Decoder variant to the RK3576 device tree.

Also allow using the dedicated SRAM as a pool.

Signed-off-by: Detlev Casanova <detlev.casanova@collabora.com>
Link: https://patch.msgid.link/20251020212009.8852-3-detlev.casanova@collabora.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
4 weeks agoarm64: dts: rockchip: Add the vdpu381 Video Decoders on RK3588
Detlev Casanova [Mon, 20 Oct 2025 21:20:08 +0000 (17:20 -0400)] 
arm64: dts: rockchip: Add the vdpu381 Video Decoders on RK3588

Add the vdpu381 Video Decoders to the rk3588-base devicetree.

The RK3588 based SoCs all embed 2 vdpu381 decoders.
This also adds the dedicated IOMMU controllers.

Signed-off-by: Detlev Casanova <detlev.casanova@collabora.com>
Link: https://patch.msgid.link/20251020212009.8852-2-detlev.casanova@collabora.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
4 weeks agoarm64: dts: rockchip: Add rk3588s-orangepi-cm5-base device tree
Laurent Pinchart [Mon, 27 Oct 2025 21:56:36 +0000 (23:56 +0200)] 
arm64: dts: rockchip: Add rk3588s-orangepi-cm5-base device tree

The Orange Pi CM5 Base board is a carrier board for the Orange Pi CM5
compute module. It has 3 ethernet ports, 2 USB ports, one HDMI output
and 4 CSI-2 inputs.

The device tree is split in two files, a .dtsi for the compute module
and a .dts for the carrier board. All the devices present on the carrier
board are enabled and tested, with the exception of the IR receiver due
to missing support for input capture in the PWM device's DT binding (and
driver).

This work is based on a combination of the Orange Pi 5 device tree from
the upstream kernel and the Orange Pi CM5 device tree from the BSP
kernel. All nodes and properties have been carefully checked to the best
of my abilities against the schematics of the carrier board. The
schematics of the compute module is not available publicly, so the
configuration of the PMIC hasn't been double-checked.

Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Link: https://patch.msgid.link/20251027215637.20715-3-laurent.pinchart@ideasonboard.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
4 weeks agodt-bindings: arm: rockchip: Add Orange Pi CM5 Base
Laurent Pinchart [Mon, 27 Oct 2025 21:56:35 +0000 (23:56 +0200)] 
dt-bindings: arm: rockchip: Add Orange Pi CM5 Base

The Orange Pi CM5 Base board is a carrier board for the Orange Pi CM5
compute module. It has 3 ethernet ports, 2 USB ports, one HDMI output
and 4 CSI-2 inputs.

Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://patch.msgid.link/20251027215637.20715-2-laurent.pinchart@ideasonboard.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
4 weeks agoarm64: dts: rockchip: Enable second HDMI output on CM3588
David Petry [Tue, 21 Oct 2025 16:06:02 +0000 (18:06 +0200)] 
arm64: dts: rockchip: Enable second HDMI output on CM3588

Enable the second HDMI output port found on FriendlyElec CM3588 and CM3588 Plus

Signed-off-by: David Petry <petry103@gmail.com>
Link: https://patch.msgid.link/20251021160603.96934-1-petry103@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
4 weeks agoarm64: dts: rockchip: Add HDMI to Gameforce Ace
Chris Morgan [Wed, 19 Nov 2025 22:55:26 +0000 (16:55 -0600)] 
arm64: dts: rockchip: Add HDMI to Gameforce Ace

Add support for the HDMI port for the Gameforce Ace. The HDMI port
has no HPD pin present (the manufacturer's devicetree states the pin
is reused for an additional face button) so add the attribute of
no-hpd to poll for connected devices.

Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
Link: https://patch.msgid.link/20251119225526.70588-4-macroalpha82@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: renesas: rzt2h-n2h-evk-common: Use GPIO for SD0 write protect
Lad Prabhakar [Tue, 6 Jan 2026 13:13:19 +0000 (13:13 +0000)] 
arm64: dts: renesas: rzt2h-n2h-evk-common: Use GPIO for SD0 write protect

Switch SD0 write-protect detection to a GPIO on the RZ/T2H and RZ/N2H
EVKs. Both boards use a full-size SD card slot on the SD0 channel with
a dedicated WP pin.

The RZ/T2H and RZ/N2H SoCs use of_data_rcar_gen3, which sets
MMC_CAP2_NO_WRITE_PROTECT and causes the core to ignore the WP signal
unless a wp-gpios property is provided. Describe the WP pin as a GPIO
to allow the MMC core to evaluate the write-protect status correctly.

Fixes: d065453e5ee0 ("arm64: dts: renesas: rzt2h-rzn2h-evk: Enable SD card slot")
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260106131319.643084-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g057: Add CANFD node
Lad Prabhakar [Wed, 24 Dec 2025 17:52:04 +0000 (17:52 +0000)] 
arm64: dts: renesas: r9a09g057: Add CANFD node

Add CANFD node to RZ/V2H(P) ("R9A09G057") SoC DTSI.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-7-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g056: Add CANFD node
Lad Prabhakar [Wed, 24 Dec 2025 17:52:03 +0000 (17:52 +0000)] 
arm64: dts: renesas: r9a09g056: Add CANFD node

Add CANFD node to RZ/V2N ("R9A09G056") SoC DTSI.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-6-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087m44-rzn2h-evk: Enable CANFD
Lad Prabhakar [Wed, 24 Dec 2025 17:52:02 +0000 (17:52 +0000)] 
arm64: dts: renesas: r9a09g087m44-rzn2h-evk: Enable CANFD

Enable CANFD channel 1, which is available on the CN35 connector.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-5-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077m44-rzt2h-evk: Enable CANFD
Lad Prabhakar [Wed, 24 Dec 2025 17:52:01 +0000 (17:52 +0000)] 
arm64: dts: renesas: r9a09g077m44-rzt2h-evk: Enable CANFD

Enable CANFD channel 0, which is available on the CN55 connector.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-4-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087: Add CANFD node
Lad Prabhakar [Wed, 24 Dec 2025 17:52:00 +0000 (17:52 +0000)] 
arm64: dts: renesas: r9a09g087: Add CANFD node

Add support for the CANFD controller on the Renesas RZ/N2H Soc.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-3-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077: Add CANFD node
Lad Prabhakar [Wed, 24 Dec 2025 17:51:59 +0000 (17:51 +0000)] 
arm64: dts: renesas: r9a09g077: Add CANFD node

Add support for the CANFD controller on the Renesas RZ/T2H Soc.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224175204.3400062-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoMerge tag 'renesas-r9a09g077-dt-binding-defs-tag6' into renesas-dts-for-v6.20
Geert Uytterhoeven [Fri, 9 Jan 2026 11:12:20 +0000 (12:12 +0100)] 
Merge tag 'renesas-r9a09g077-dt-binding-defs-tag6' into renesas-dts-for-v6.20

Renesas RZ/T2H and RZ/N2H PCLKCAN Clock DT Binding Definitions

PCLKCAN Clock DT binding definitions for the Renesas RZ/T2H (R9A09G077)
and RZ/N2H (R9A09G087) SoCs, shared by driver and DT source files.

5 weeks agoarm64: dts: renesas: r9a09g057: Add RSCI nodes
Lad Prabhakar [Mon, 22 Dec 2025 16:42:38 +0000 (16:42 +0000)] 
arm64: dts: renesas: r9a09g057: Add RSCI nodes

Add RSCI nodes to RZ/V2H(P) ("R9A09G057") SoC DTSI.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251222164238.156985-3-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g056: Add RSCI nodes
Lad Prabhakar [Mon, 22 Dec 2025 16:42:37 +0000 (16:42 +0000)] 
arm64: dts: renesas: r9a09g056: Add RSCI nodes

Add RSCI nodes to RZ/V2N ("R9A09G056") SoC DTSI.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251222164238.156985-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087m44-rzn2h-evk: Add GPIO keys
Cosmin Tanislav [Fri, 5 Dec 2025 15:02:34 +0000 (17:02 +0200)] 
arm64: dts: renesas: r9a09g087m44-rzn2h-evk: Add GPIO keys

The Renesas RZ/N2H Evaluation Kit has three user buttons connected to
GPIOs that can be used as input keys.

Add support for them.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251205150234.2958140-9-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077m44-rzt2h-evk: Add GPIO keys
Cosmin Tanislav [Fri, 5 Dec 2025 15:02:33 +0000 (17:02 +0200)] 
arm64: dts: renesas: r9a09g077m44-rzt2h-evk: Add GPIO keys

The Renesas RZ/T2H Evaluation Kit has three user buttons connected to
GPIOs that can be used as input keys.

Add support for them.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251205150234.2958140-8-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087: Add GPIO IRQ support
Cosmin Tanislav [Fri, 5 Dec 2025 15:02:32 +0000 (17:02 +0200)] 
arm64: dts: renesas: r9a09g087: Add GPIO IRQ support

The Renesas RZ/N2H (R9A09G087) SoC includes pins which can be routed via
the ICU to generate interrupts.

Add support for using the pin controller as an interrupt chip.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251205150234.2958140-7-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077: Add GPIO IRQ support
Cosmin Tanislav [Fri, 5 Dec 2025 15:02:31 +0000 (17:02 +0200)] 
arm64: dts: renesas: r9a09g077: Add GPIO IRQ support

The Renesas RZ/T2H (R9A09G077) SoC includes pins which can be routed via
the ICU to generate interrupts.

Add support for using the pin controller as an interrupt chip.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251205150234.2958140-6-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087: Add TSU and thermal zones support
Cosmin Tanislav [Wed, 26 Nov 2025 13:03:56 +0000 (15:03 +0200)] 
arm64: dts: renesas: r9a09g087: Add TSU and thermal zones support

The Renesas RZ/N2H (R9A09G087) SoC includes a Temperature Sensor Unit
(TSU). The device provides real-time temperature measurements for
thermal management, utilizing a single dedicated channel for temperature
sensing.

The TSU loads calibration data via SMC SIP.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251126130356.2768625-10-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077: Add TSU and thermal zones support
Cosmin Tanislav [Wed, 26 Nov 2025 13:03:55 +0000 (15:03 +0200)] 
arm64: dts: renesas: r9a09g077: Add TSU and thermal zones support

The Renesas RZ/T2H (R9A09G077) SoC includes a Temperature Sensor Unit
(TSU). The device provides real-time temperature measurements for
thermal management, utilizing a single dedicated channel for temperature
sensing.

The TSU loads calibration data via SMC SIP.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251126130356.2768625-9-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g087: Add OPP table
Cosmin Tanislav [Wed, 26 Nov 2025 13:03:54 +0000 (15:03 +0200)] 
arm64: dts: renesas: r9a09g087: Add OPP table

Add OPP table for RZ/N2H SoC.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251126130356.2768625-8-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: renesas: r9a09g077: Add OPP table
Cosmin Tanislav [Wed, 26 Nov 2025 13:03:53 +0000 (15:03 +0200)] 
arm64: dts: renesas: r9a09g077: Add OPP table

Add OPP table for RZ/T2H SoC.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251126130356.2768625-7-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoARM: dts: lpc32xx: Add missing properties to I2S device tree nodes
Piotr Wojtaszczyk [Wed, 31 Dec 2025 21:57:54 +0000 (23:57 +0200)] 
ARM: dts: lpc32xx: Add missing properties to I2S device tree nodes

Add NXP LPC32xx I2S controller device tree properties in accordance to
nxp,lpc3220-i2s.yaml.

Link to the original change:
* https://lore.kernel.org/linux-arm-kernel/20240627150046.258795-7-piotr.wojtaszczyk@timesys.com/

Signed-off-by: Piotr Wojtaszczyk <piotr.wojtaszczyk@timesys.com>
[vzapolskiy: changes to the commit message]
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: Declare the second AHB master support on PL080 DMA controller
Vladimir Zapolskiy [Wed, 31 Dec 2025 21:57:53 +0000 (23:57 +0200)] 
ARM: dts: lpc32xx: Declare the second AHB master support on PL080 DMA controller

Add 'lli-bus-interface-ahb2' and 'mem-bus-interface-ahb2' properties to
the PL080 DMA controller device tree node, tested with dmatest utility.

Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: Add missing DMA properties
Piotr Wojtaszczyk [Wed, 31 Dec 2025 21:57:52 +0000 (23:57 +0200)] 
ARM: dts: lpc32xx: Add missing DMA properties

Add properties declared in the new DT binding nxp,lpc3220-dmamux.yaml
and corresponding phandles.

[vzapolskiy]:
1. rebased the change,
2. dmamux unit address shall be 0x78 instead of 0x7c,
3. removed unsupported 'dmas' properties from sd, ssp0, ssp1 and HS UARTs,
4. more non-functional updates by reordering properies,
5. minor updates to the commit message.

Link to the original change:
* https://lore.kernel.org/linux-arm-kernel/20240627150046.258795-6-piotr.wojtaszczyk@timesys.com/

Signed-off-by: Piotr Wojtaszczyk <piotr.wojtaszczyk@timesys.com>
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: Use syscon for system control block
Piotr Wojtaszczyk [Wed, 31 Dec 2025 21:57:51 +0000 (23:57 +0200)] 
ARM: dts: lpc32xx: Use syscon for system control block

The clock controller is a part of NXP LPC32xx system control block (SCB),
and SCB provides a number of controllers apart of the clock controller.

[vzapolskiy]:
1. kept a simple comment,
2. renamed SoC specific compatible to 'nxp,lpc3220-scb' due to the SoC UM,
3. changed size in 'ranges', since it should cover more SCB functions,
4. updated the commit message.

Link to the original change:
* https://lore.kernel.org/linux-arm-kernel/20240627150046.258795-5-piotr.wojtaszczyk@timesys.com/

Signed-off-by: Piotr Wojtaszczyk <piotr.wojtaszczyk@timesys.com>
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: describe FLASH_INT of SLC NAND controller
Vladimir Zapolskiy [Wed, 24 Dec 2025 16:58:45 +0000 (18:58 +0200)] 
ARM: dts: lpc32xx: describe FLASH_INT of SLC NAND controller

SLC and MLC NAND flash controllers fire the muxed interrupt FLASH_INT to
the SoC, add the interrupt property to the SLC device tree node.

Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: change NAND controllers node names
Vladimir Zapolskiy [Wed, 24 Dec 2025 16:58:44 +0000 (18:58 +0200)] 
ARM: dts: lpc32xx: change NAND controllers node names

The device tree node name of NAND controllers shall be 'nand-controller',
while 'flash' name is the name of NAND chip device tree nodes.

Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoARM: dts: lpc32xx: Update spi clock properties
Kuldeep Singh [Wed, 24 Dec 2025 04:52:05 +0000 (06:52 +0200)] 
ARM: dts: lpc32xx: Update spi clock properties

PL022 binding require two clocks to be defined but NXP LPC32xx platform
doesn't comply with the bindings and define only one clock i.e apb_pclk.

Update SPI clocks and clocks-names property by adding appropriate clock
reference to make it compliant with the bindings.

Noteworthy, strictly speaking the change tackles DT ABI by changing
the order in the list of clock-names property values, however this level
of impact is considered as acceptable.

Cc: Vladimir Zapolskiy <vz@mleia.com>
Signed-off-by: Kuldeep Singh <singh.kuldeep87k@gmail.com>
[vzapolskiy: rebased and minor update to the commit message]
Reviewed-by: Frank Li <Frank.Li@nxp.com>
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com>
5 weeks agoarm64: dts: apple: s8001: Add DWI backlight for J98a, J99a
Nick Chan [Tue, 30 Dec 2025 18:30:42 +0000 (02:30 +0800)] 
arm64: dts: apple: s8001: Add DWI backlight for J98a, J99a

iPad Pro (12.9-inch) uses DWI backlight, while the 9.7-inch model does not.
Add DWI backlight node for s8001 and enable it for J98a and J99a.

Signed-off-by: Nick Chan <towinchenmi@gmail.com>
Link: https://patch.msgid.link/20251231-b4-j98a-j99a-dwi-bl-v1-1-24793c2b99fc@gmail.com
Signed-off-by: Sven Peter <sven@kernel.org>
5 weeks agoARM: dts: aspeed: ibm: Use non-deprecated AT25 properties
Rob Herring (Arm) [Tue, 6 Jan 2026 21:31:51 +0000 (15:31 -0600)] 
ARM: dts: aspeed: ibm: Use non-deprecated AT25 properties

The at25,* properties have been deprecated since 2012. These platforms
weren't upstream until 2020 and 2023, so it should be safe to switch
over to the "new" properties and just drop the deprecated ones.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agoriscv: dts: renesas: r9a07g043f: Move interrupt-parent to top node
Geert Uytterhoeven [Tue, 6 Jan 2026 17:14:01 +0000 (18:14 +0100)] 
riscv: dts: renesas: r9a07g043f: Move interrupt-parent to top node

Move the "interrupt-parent = <&plic>" property from the soc node to the
top node, for consistency with
arch/arm64/boot/dts/renesas/r9a07g043u.dtsi.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Tested-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://patch.msgid.link/97d3d70e42832f4ffa3888bec792b692a7ab700f.1767719409.git.geert+renesas@glider.be
5 weeks agodt-bindings: clock: renesas,r9a09g077/87: Add PCLKCAN ID
Lad Prabhakar [Wed, 24 Dec 2025 16:50:46 +0000 (16:50 +0000)] 
dt-bindings: clock: renesas,r9a09g077/87: Add PCLKCAN ID

Add PCLKCAN ID for CANFD to both R9A09G077 and R9A09G087 SoCs.
This definition is required for describing CANFD device in DT.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251224165049.3384870-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
5 weeks agoarm64: dts: nuvoton: Add missing "device_type" property on memory node
Rob Herring (Arm) [Mon, 5 Jan 2026 19:32:31 +0000 (13:32 -0600)] 
arm64: dts: nuvoton: Add missing "device_type" property on memory node

"device_type" is required for memory nodes, but is missing on Nuvoton
npcm845-evb.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agoARM: dts: aspeed: add device tree for ASRock Rack ALTRAD8 BMC
Rebecca Cran [Thu, 18 Dec 2025 16:18:14 +0000 (09:18 -0700)] 
ARM: dts: aspeed: add device tree for ASRock Rack ALTRAD8 BMC

The ALTRAD8 BMC is an Aspeed AST2500-based BMC for the ASRock Rack
ALTRAD8UD-1L2T and ALTRAD8UD2-1L2Q boards.

Signed-off-by: Rebecca Cran <rebecca@bsdio.com>
Tested-by: Tan Siewert <tan.siewert@hetzner.com>
Reviewed-by: Tan Siewert <tan.siewert@hetzner.com>
Link: https://patch.msgid.link/20251218161816.38155-3-rebecca@bsdio.com
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agodt-bindings: arm: aspeed: add ASRock Rack ALTRAD8 board
Rebecca Cran [Thu, 18 Dec 2025 16:18:13 +0000 (09:18 -0700)] 
dt-bindings: arm: aspeed: add ASRock Rack ALTRAD8 board

Document ASRock Rack ALTRAD8 (ALTRAD8UD-1L2T and ALTRAD8UD2-1L2Q)
compatibles.

Signed-off-by: Rebecca Cran <rebecca@bsdio.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Tan Siewert <tan.siewert@hetzner.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://patch.msgid.link/20251218161816.38155-2-rebecca@bsdio.com
[arj: Drop erroneous Tested-by tag from Tan]
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agoARM: dts: aspeed: bletchley: Remove try-power-role from connectors
Cosmo Chou [Fri, 19 Dec 2025 06:29:48 +0000 (14:29 +0800)] 
ARM: dts: aspeed: bletchley: Remove try-power-role from connectors

Remove the "try-power-role = sink" property from all USB-C connectors.
The try mechanism is unnecessary and wastes time during connection.
Since power-role = "dual" is already configured, standard USB PD
negotiation is sufficient and more efficient.

Signed-off-by: Cosmo Chou <chou.cosmo@gmail.com>
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agoARM: dts: aspeed: Add Facebook Anacapa platform
Peter Shen [Fri, 19 Dec 2025 09:16:32 +0000 (17:16 +0800)] 
ARM: dts: aspeed: Add Facebook Anacapa platform

The Meta Anacapa BMC is the DC-SCM (Data Center Secure Control
Module) controller for the Meta OCP Open Rack Wide (ORW) compute tray.
This platform is a key component of the AMD Helios AI rack reference
design system, designed for next-generation AI workloads.

The BMC utilizes the Aspeed AST2600 SoC to manage the compute tray, which
contains up to 4 AMD Instinct MI450 Series GPUs (connected via a Broadcom
OCP NIC) and host CPUs. Its primary role is to provide essential system
control, power sequencing, and telemetry reporting for the compute complex
via the OpenBMC software stack.

For more detail on the AMD Helios reference design:

https://www.amd.com/en/blogs/2025/amd-helios-ai-rack-built-on-metas-2025-ocp-design.html

Signed-off-by: Peter Shen <sjg168@gmail.com>
Link: https://patch.msgid.link/20251219091632.1598603-3-sjg168@gmail.com
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agodt-bindings: arm: aspeed: Add compatible for Facebook Anacapa BMC
Peter Shen [Fri, 19 Dec 2025 09:16:31 +0000 (17:16 +0800)] 
dt-bindings: arm: aspeed: Add compatible for Facebook Anacapa BMC

This patch adds the compatible string for the Facebook Anacapa BMC
which uses an Aspeed AST2600 SoC. This is required before adding
the board's device tree source file.

Signed-off-by: Peter Shen <sjg168@gmail.com>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
[arj: Insert provided Acked-by tag from Krzysztof, drop misspelled one]
Link: https://lore.kernel.org/linux-aspeed/259e917f-0570-40d6-983f-bfe9d77444a7@kernel.org/
Link: https://patch.msgid.link/20251219091632.1598603-2-sjg168@gmail.com
Signed-off-by: Andrew Jeffery <andrew@codeconstruct.com.au>
5 weeks agoMerge tag 'renesas-dts-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel...
Arnd Bergmann [Wed, 7 Jan 2026 17:12:47 +0000 (18:12 +0100)] 
Merge tag 'renesas-dts-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DTS updates for v6.20

  - Add USB3.2 host and more RSCI serial support for the RZ/G3E SoC and
    the RZ/G3E SMARC EVK board,
  - Add display and USB3.0 host support for the RZ/V2H and RZ/V2N SoCs
    and their EVK boards,
  - Add SPI NOR Flash support for the Yuridenki-Shokai Kakip board,
  - Add PCIe support for the RZ/G3S SoC and the RZ/G3S SMARC EVK board,
  - Add SPI, interrupt controller, and DMAC support for the RZ/T2H,
    RZ/N2H, and RZ/V2N SoCs,
  - Add NMI wakeup button support for the RZ/V2N EVK board,
  - Add thermal support for the RZ/V2N SoC,
  - Add system watchdog timer support for R-Car V3H, which is reserved
    for secure firmware,
  - Add window watchdog timer support for R-Car V3M, V3H, and Gen4 SoCs,
  - Miscellaneous fixes and improvements.

* tag 'renesas-dts-for-v6.20-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: (41 commits)
  arm64: dts: renesas: r8a779h0: Add WWDT nodes
  arm64: dts: renesas: r8a779g0: Add WWDT nodes
  arm64: dts: renesas: r8a779f0: Add WWDT nodes
  arm64: dts: renesas: r8a779a0: Add WWDT nodes
  arm64: dts: renesas: r8a77980: Add WWDT nodes
  arm64: dts: renesas: r8a77970: Add WWDT nodes
  arm64: dts: renesas: condor/v3hsk: Mark SWDT as reserved
  arm64: dts: renesas: r8a77980: Add SWDT node
  arm64: dts: renesas: r9a09g056: Add TSU nodes
  arm64: dts: renesas: r9a09g087: Add DMAC support
  arm64: dts: renesas: r9a09g077: Add DMAC support
  arm64: dts: renesas: r9a09g087: Add ICU support
  arm64: dts: renesas: r9a09g077: Add ICU support
  arm64: dts: renesas: r9a09g047e57-smarc: Enable rsci{2,4,9} nodes
  arm64: dts: renesas: renesas-smarc2: Move aliases to board DTS
  arm64: dts: renesas: r9a09g047: Add RSCI nodes
  ARM: dts: renesas: r9a06g032: Add Ethernet switch interrupts
  arm64: dts: renesas: r9a09g056n48-rzv2n-evk: Add NMI wakeup button support
  arm64: dts: renesas: r9a09g056: Add RSPI nodes
  arm64: dts: renesas: r9a09g056: Add DMAC nodes
  ...

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
5 weeks agoMerge tag 'aspeed-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux/kernel...
Arnd Bergmann [Wed, 7 Jan 2026 17:05:51 +0000 (18:05 +0100)] 
Merge tag 'aspeed-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux into soc/dt

First batch of ASPEED Arm devicetree changes for 6.20

New platforms:

- NVIDIA MSX4 BMC

  The NVIDIA MSX4 HPM (host platform module) is a reference board for
  managing up to 8 PCIe connected NVIDIA GPUs via ConnectX-8 (CX8)
  SuperNICs. The BMC manages all GPUs and CX8s for both telemetry and
  firmware update via MCTP over USB. The host CPUs are dual socket Intel
  Granite Rapids processors.

  For more detail on this architecture:

  https://developer.nvidia.com/blog/nvidia-connectx-8-supernics-advance-ai-platform-architecture-with-pcie-gen6-connectivity/

Updated platforms:

- ast2600-evb (ASPEED): Various tidy-ups to address binding warnings
- bletchley (Meta): Watchdog fix, tidy-ups to address binding warnings
- clemente (Meta): HDD LED fix, GPIO line names, EEPROMs
- harma (Meta): fanboard presence GPIO
- santabarbara (Meta): IPMB, GPIO line names, additional IO expander

* tag 'aspeed-6.20-devicetree-0' of https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux:
  ARM: dts: aspeed: bletchley: Fix ADC vref property names
  ARM: dts: aspeed: bletchley: Remove unused i2c13 property
  ARM: dts: aspeed: bletchley: Remove unused pca9539 properties
  ARM: dts: aspeed: bletchley: Fix SPI GPIO property names
  ARM: dts: aspeed: bletchley: Use generic node names
  ARM: dts: aspeed: g6: Drop clocks property from arm,armv7-timer
  ARM: dts: aspeed: ast2600-evb: Tidy up A0 work-around for UART5
  ARM: dts: aspeed: g6: Drop unspecified aspeed,ast2600-udma node
  ARM: dts: aspeed: Drop syscon compatible from EDAC in g6 dtsi
  ARM: dts: aspeed: Use specified wp-inverted property for AST2600 EVB
  ARM: dts: aspeed: Remove sdhci-drive-type property from AST2600 EVB
  ARM: dts: aspeed: Add NVIDIA MSX4 HPM
  dt-bindings: arm: aspeed: Add NVIDIA MSX4 board
  ARM: dts: aspeed: clemente: move hdd_led to its own gpio-leds group
  ARM: dts: aspeed: clemente: add gpio line name to io expander
  ARM: dts: aspeed: santabarbara: Enable ipmb device for OCP debug card
  ARM: dts: aspeed: santabarbara: Add swb IO expander and gpio line names
  ARM: dts: aspeed: clemente: Add EEPROMs for boot and data drive FRUs
  ARM: dts: aspeed: harma: add fanboard presence sgpio
  ARM: dts: aspeed: bletchley: remove WDTRST1 assertion from wdt1

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
5 weeks agoMerge tag 'arm-soc/for-6.19/devicetree-arm64' of https://github.com/Broadcom/stblinux...
Arnd Bergmann [Wed, 7 Jan 2026 17:03:06 +0000 (18:03 +0100)] 
Merge tag 'arm-soc/for-6.19/devicetree-arm64' of https://github.com/Broadcom/stblinux into soc/dt

This pull request contains Broadcom ARM64-based SoCs Device Tre updates
for 6.19, please pull the following:

- Peter enables the random number generator on BCM2712

- Stanimir adds the watchdog Device Tree node for BCM2712

* tag 'arm-soc/for-6.19/devicetree-arm64' of https://github.com/Broadcom/stblinux:
  arm64: dts: broadcom: bcm2712: Add watchdog DT node
  arm64: dts: broadcom: bcm2712: Enable RNG

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
5 weeks agoarm64: dts: rockchip: Enable analog sound on RK3576 EVB1
Alexey Charkov [Mon, 29 Dec 2025 10:12:04 +0000 (14:12 +0400)] 
arm64: dts: rockchip: Enable analog sound on RK3576 EVB1

Rockchip RK3576 EVB1 board uses the typical configuration with an ES8388
analog codec driven from built-in SAI I2S.

Add device tree nodes for it.

Signed-off-by: Alexey Charkov <alchark@gmail.com>
Link: https://patch.msgid.link/20251229-rk3576-sound-v1-7-2f59ef0d19b1@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: Enable HDMI sound on RK3576 EVB1
Alexey Charkov [Mon, 29 Dec 2025 10:12:03 +0000 (14:12 +0400)] 
arm64: dts: rockchip: Enable HDMI sound on RK3576 EVB1

All RK3576 boards get their HDMI sound from SAI6, which is internally
connected to the HDMI codec. Enable this for Rockchip RK3576 EVB1

Signed-off-by: Alexey Charkov <alchark@gmail.com>
Link: https://patch.msgid.link/20251229-rk3576-sound-v1-6-2f59ef0d19b1@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: Enable HDMI sound on Luckfox Core3576
Alexey Charkov [Mon, 29 Dec 2025 10:12:02 +0000 (14:12 +0400)] 
arm64: dts: rockchip: Enable HDMI sound on Luckfox Core3576

All RK3576 boards get their HDMI sound from SAI6, which is internally
connected to the HDMI codec. Enable this for Luckfox Core3576

Signed-off-by: Alexey Charkov <alchark@gmail.com>
Link: https://patch.msgid.link/20251229-rk3576-sound-v1-5-2f59ef0d19b1@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: Enable HDMI sound on FriendlyElec NanoPi M5
Alexey Charkov [Mon, 29 Dec 2025 10:12:01 +0000 (14:12 +0400)] 
arm64: dts: rockchip: Enable HDMI sound on FriendlyElec NanoPi M5

All RK3576 boards get their HDMI sound from SAI6, which is internally
connected to the HDMI codec. Enable this for FriendlyElec NanoPi M5.

Signed-off-by: Alexey Charkov <alchark@gmail.com>
Link: https://patch.msgid.link/20251229-rk3576-sound-v1-4-2f59ef0d19b1@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: Use a readable audio card name on NanoPi M5
Alexey Charkov [Mon, 29 Dec 2025 10:12:00 +0000 (14:12 +0400)] 
arm64: dts: rockchip: Use a readable audio card name on NanoPi M5

'simple-audio-card,name' ends up in user visible places such as ALSA mixer
names, so use a more human-readable name instead of realtek,rt5616-codec

Signed-off-by: Alexey Charkov <alchark@gmail.com>
Link: https://patch.msgid.link/20251229-rk3576-sound-v1-3-2f59ef0d19b1@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: enable NPU on rk3588-jaguar
Heiko Stuebner [Tue, 12 Aug 2025 08:52:13 +0000 (10:52 +0200)] 
arm64: dts: rockchip: enable NPU on rk3588-jaguar

Enable the NPU cores and their mmus and wire up the supply-regulator.
The regulator itself was already defined, but it does not need to be
always on - the npu can control it.

Signed-off-by: Heiko Stuebner <heiko.stuebner@cherry.de>
Reviewed-by: Quentin Schulz <quentin.schulz@cherry.de>
Tested-by: Quentin Schulz <quentin.schulz@cherry.de>
Link: https://patch.msgid.link/20250812085213.1071106-2-heiko@sntech.de
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agoarm64: dts: rockchip: enable NPU on rk3588-tiger
Heiko Stuebner [Tue, 12 Aug 2025 08:52:12 +0000 (10:52 +0200)] 
arm64: dts: rockchip: enable NPU on rk3588-tiger

Enable the NPU cores and their mmus and wire up the supply-regulator.
The regulator itself was already defined, but it does not need to be
always on - the npu can control it.

Signed-off-by: Heiko Stuebner <heiko.stuebner@cherry.de>
Reviewed-by: Quentin Schulz <quentin.schulz@cherry.de>
Tested-by: Quentin Schulz <quentin.schulz@cherry.de>
Link: https://patch.msgid.link/20250812085213.1071106-1-heiko@sntech.de
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agodt-bindings: arm: rockchip: fix description for Radxa CM5
FUKAUMI Naoki [Mon, 29 Dec 2025 04:58:38 +0000 (04:58 +0000)] 
dt-bindings: arm: rockchip: fix description for Radxa CM5

"Radxa CM5" is the correct name[1], so fix the description. While at
it, move the CM5 entry after the CM3I.

[1] https://dl.radxa.com/cm5/radxa_cm5_product_brief.pdf

Signed-off-by: FUKAUMI Naoki <naoki@radxa.com>
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://patch.msgid.link/20251229045838.2917-2-naoki@radxa.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
5 weeks agodt-bindings: arm: rockchip: fix description for Radxa CM3I
FUKAUMI Naoki [Mon, 29 Dec 2025 04:58:37 +0000 (04:58 +0000)] 
dt-bindings: arm: rockchip: fix description for Radxa CM3I

"Radxa CM3I" is the correct name[1], so fix the description.

[1] https://dl.radxa.com/cm3i/docs/hw/radxa_cm3i_product_brief.pdf

Signed-off-by: FUKAUMI Naoki <naoki@radxa.com>
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Link: https://patch.msgid.link/20251229045838.2917-1-naoki@radxa.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>