]> git.ipfire.org Git - thirdparty/kernel/linux.git/commit
arm64: dts: qcom: sa8775p: remove aux clock from pcie phy
authorZiyue Zhang <ziyue.zhang@oss.qualcomm.com>
Fri, 25 Jul 2025 10:22:30 +0000 (18:22 +0800)
committerBjorn Andersson <andersson@kernel.org>
Tue, 12 Aug 2025 02:46:30 +0000 (21:46 -0500)
commitd41fb878adf64ef5dc4b4c25419e875483f62fe2
treece0df13108624e600074fd496868d8e0f73930cd
parentd72cb0551d113a0a42e12dcdfdad78ade2c63f50
arm64: dts: qcom: sa8775p: remove aux clock from pcie phy

The gcc_aux_clk is used by the PCIe Root Complex (RC) and is not required
by the PHY. The correct clock for the PHY is gcc_phy_aux_clk, which this
patch uses to replace the incorrect reference.

The distinction between AUX_CLK and PHY_AUX_CLK is important: AUX_CLK is
typically used by the controller, while PHY_AUX_CLK is required by certain
PHYs—particularly Gen4 QMP PHYs—for internal operations such as clock
gating and power management. Some non-Gen4 Qualcomm PHYs also use
PHY_AUX_CLK, but they do not require AUX_CLK.

This change ensures proper clock configuration and avoids unnecessary
dependencies.

Signed-off-by: Ziyue Zhang <ziyue.zhang@oss.qualcomm.com>
Reviewed-by: Johan Hovold <johan+linaro@kernel.org>
Fixes: 489f14be0e0a ("arm64: dts: qcom: sa8775p: Add pcie0 and pcie1 nodes")
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20250725102231.3608298-3-ziyue.zhang@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
arch/arm64/boot/dts/qcom/lemans.dtsi