arm64: dts: s32g3: Add the System Timer Module nodes

The s32g3 has a STM module containing 12 timers. Each timer has a
dedicated interrupt and share the same clock.

Add the STM0->STM11 nodes for the s32g3 SoC. The STM7 node is not
added because it is slightly different and needs an extra property
which will be added later when supported by the driver.

Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Cc: Thomas Fossati <thomas.fossati@linaro.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>

diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi
index 39effbe8217cf9d2e203e7a5c2a9d2c8be04c09f..e986b1edd91bb9b18957d6bf2cf4852fc62dc064 100644 (file)
--- a/arch/arm64/boot/dts/freescale/s32g3.dtsi
+++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi
@@ -383,6 +383,42 @@
                        };
                };
 
+               stm0: timer@4011c000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x4011c000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm1: timer@40120000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40120000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm2: timer@40124000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40124000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm3: timer@40128000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40128000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
                edma0: dma-controller@40144000 {
                        compatible = "nxp,s32g3-edma", "nxp,s32g2-edma";
                        reg = <0x40144000 0x24000>,
@@ -542,6 +578,33 @@
                        status = "disabled";
                };
 
+               stm4: timer@4021c000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x4021c000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm5: timer@40220000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40220000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm6: timer@40224000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40224000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
                edma1: dma-controller@40244000 {
                        compatible = "nxp,s32g3-edma", "nxp,s32g2-edma";
                        reg = <0x40244000 0x24000>,
@@ -670,6 +733,42 @@
                        status = "disabled";
                };
 
+               stm8: timer@40520000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40520000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm9: timer@40524000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40524000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm10: timer@40528000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x40528000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
+               stm11: timer@4052c000 {
+                       compatible = "nxp,s32g3-stm", "nxp,s32g2-stm";
+                       reg = <0x4052c000 0x3000>;
+                       clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+                       clock-names = "counter", "module", "register";
+                       interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
+                       status = "disabled";
+               };
+
                gic: interrupt-controller@50800000 {
                        compatible = "arm,gic-v3";
                        #interrupt-cells = <3>;