arm64: dts: qcom: qcs6490-rb3gen2-industrial-mezzanine: Add TC9563 PCIe switch node...

Add a node for the TC9563 PCIe switch connected to PCIe0. The switch
has three downstream ports.Two embedded Ethernet devices are present
on one of the downstream ports. The other downstream ports route to
M.2 E key and PCIe x4 connector respectively. All the ports present
in the node represent the downstream ports and embedded endpoints.

Power to the TC9563 is supplied through two LDO regulators, which
are on by default and are added as fixed regulators. TC9563 can be
configured through I2C.

Since PCIe0 now routes to TC9563 instead of WCN6750, disable the
WCN6750 and WPSS device tree nodes to reflect the actual hardware
configuration and avoid probing issues.

Signed-off-by: Sushrut Shree Trivedi <sushrut.trivedi@oss.qualcomm.com>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260317-industrial-mezzanine-pcie-v5-1-1358978517fe@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>

diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso
index 619a42b5ef48d2a1d99f881861b98bbc10faf7b9..ad2795668ec88b6ee21bce8e43dc546ba6280bec 100644 (file)
--- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso
+++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2-industrial-mezzanine.dtso
@@ -5,9 +5,37 @@
 
 /dts-v1/;
 /plugin/;
+#include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/clock/qcom,gcc-sc7280.h>
 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
 
+&{/} {
+
+       vreg_0p9: regulator-0v9 {
+               compatible = "regulator-fixed";
+               regulator-name = "VREG_0P9";
+               regulator-min-microvolt = <900000>;
+               regulator-max-microvolt = <900000>;
+
+               regulator-always-on;
+               regulator-boot-on;
+       };
+
+       vreg_1p8: regulator-1v8 {
+               compatible = "regulator-fixed";
+               regulator-name = "VREG_1P8";
+               regulator-min-microvolt = <1800000>;
+               regulator-max-microvolt = <1800000>;
+
+               regulator-always-on;
+               regulator-boot-on;
+       };
+};
+
+&remoteproc_wpss {
+       status = "disabled";
+};
+
 &spi11 {
        #address-cells = <1>;
        #size-cells = <0>;
@@ -19,3 +47,142 @@
                spi-max-frequency = <20000000>;
        };
 };
+
+&pcie0 {
+       perst-gpios = <&tlmm 87 GPIO_ACTIVE_LOW>;
+
+       pinctrl-0 = <&pcie0_reset_n>, <&pcie0_wake_n>, <&pcie0_clkreq_n>;
+       pinctrl-names = "default";
+
+       iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
+                   <0x100 &apps_smmu 0x1c01 0x1>,
+                   <0x208 &apps_smmu 0x1c04 0x1>,
+                   <0x210 &apps_smmu 0x1c05 0x1>,
+                   <0x218 &apps_smmu 0x1c06 0x1>,
+                   <0x300 &apps_smmu 0x1c07 0x1>,
+                   <0x400 &apps_smmu 0x1c08 0x1>,
+                   <0x500 &apps_smmu 0x1c09 0x1>,
+                   <0x501 &apps_smmu 0x1c10 0x1>;
+
+       status = "okay";
+};
+
+&pcie0_phy {
+       vdda-phy-supply = <&vreg_l10c_0p88>;
+       vdda-pll-supply = <&vreg_l6b_1p2>;
+
+       status = "okay";
+};
+
+&pcie0_port {
+       #address-cells = <3>;
+       #size-cells = <2>;
+
+       pcie@0,0 {
+               compatible = "pci1179,0623";
+               reg = <0x10000 0x0 0x0 0x0 0x0>;
+               #address-cells = <3>;
+               #size-cells = <2>;
+
+               device_type = "pci";
+               ranges;
+               bus-range = <0x2 0xff>;
+
+               vddc-supply = <&vreg_0p9>;
+               vdd18-supply = <&vreg_1p8>;
+               vdd09-supply = <&vreg_0p9>;
+               vddio1-supply = <&vreg_1p8>;
+               vddio2-supply = <&vreg_1p8>;
+               vddio18-supply = <&vreg_1p8>;
+
+               i2c-parent = <&i2c1 0x33>;
+
+               resx-gpios = <&tlmm 78 GPIO_ACTIVE_LOW>;
+
+               pinctrl-0 = <&pcie0_tc9563_resx_n>;
+               pinctrl-names = "default";
+
+               pcie@1,0 {
+                       reg = <0x20800 0x0 0x0 0x0 0x0>;
+                       #address-cells = <3>;
+                       #size-cells = <2>;
+
+                       device_type = "pci";
+                       ranges;
+                       bus-range = <0x3 0xff>;
+               };
+
+               pcie@2,0 {
+                       reg = <0x21000 0x0 0x0 0x0 0x0>;
+                       #address-cells = <3>;
+                       #size-cells = <2>;
+
+                       device_type = "pci";
+                       ranges;
+                       bus-range = <0x4 0xff>;
+               };
+
+               pcie@3,0 {
+                       reg = <0x21800 0x0 0x0 0x0 0x0>;
+                       #address-cells = <3>;
+                       #size-cells = <2>;
+                       device_type = "pci";
+                       ranges;
+                       bus-range = <0x5 0xff>;
+
+                       pci@0,0 {
+                               reg = <0x50000 0x0 0x0 0x0 0x0>;
+                               #address-cells = <3>;
+                               #size-cells = <2>;
+                               device_type = "pci";
+                               ranges;
+                       };
+
+                       pci@0,1 {
+                               reg = <0x50100 0x0 0x0 0x0 0x0>;
+                               #address-cells = <3>;
+                               #size-cells = <2>;
+                               device_type = "pci";
+                               ranges;
+                       };
+               };
+
+       };
+};
+
+&tlmm {
+       pcie0_tc9563_resx_n: pcie0-tc9563-resx-state {
+               pins = "gpio78";
+               function = "gpio";
+               bias-disable;
+               input-disable;
+               output-enable;
+       };
+
+       pcie0_reset_n: pcie0-reset-n-state {
+               pins = "gpio87";
+               function = "gpio";
+               drive-strength = <16>;
+               output-low;
+               bias-disable;
+       };
+
+       pcie0_clkreq_n: pcie0-clkreq-n-state {
+               pins = "gpio88";
+               function = "pcie0_clkreqn";
+               drive-strength = <2>;
+               bias-pull-up;
+       };
+
+       pcie0_wake_n: pcie0-wake-n-state {
+               pins = "gpio89";
+               function = "gpio";
+               drive-strength = <2>;
+               bias-pull-up;
+       };
+
+};
+
+&wifi {
+       status = "disabled";
+};