]> git.ipfire.org Git - thirdparty/qemu.git/commitdiff
Merge tag 'single-binary-20260527' of https://github.com/philmd/qemu into staging
authorStefan Hajnoczi <stefanha@redhat.com>
Wed, 27 May 2026 18:45:33 +0000 (14:45 -0400)
committerStefan Hajnoczi <stefanha@redhat.com>
Wed, 27 May 2026 18:45:33 +0000 (14:45 -0400)
Various patches related to single binary effort:

- Preparatory patches to build RISCV machines once
- Build ARM machines once
- Build ARM 'max' CPU once
- Few MAINTAINERS updates

# -----BEGIN PGP SIGNATURE-----
#
# iQIzBAABCAAdFiEE+qvnXhKRciHc/Wuy4+MsLN6twN4FAmoWx3MACgkQ4+MsLN6t
# wN4HMRAAxzZ9ZbJg/roV1kS2tMkWPLWsACDR38cRF5httnDErBOF0TN8LQe9yGq5
# DPTJl1jLTO2jFrOYnkLK2RVOya8VJDEob6jUV0c+/UWmuQmqR3INxVOrHBjjGcMT
# al8VA7p62KXknNyk8YFiLdAUP3DDiIFBqpH/Aco1d/m1mQUfW+L0orGZ0L31D5bH
# H6D9E+77dX06d21pF2qstAu78gCee4ggegSaI3vmUWLf4ywAavSEdv/vXnTobkpq
# /obiLB2bWKIMrwu0yzaaM4E7hWcty8nrnZ00/zgXwiGYTP1eHxN7HcxHpUjP2EB7
# KjkDhSn6lMBs3h/rm5/foK7k5nzO2VtoSH+a+VKjrIlbwqhVbuBssmw595vBT+KN
# x5JRanl2jtepBothifGIW7a8t2jEu8l5ty1IoHSqDvvtUQbrNqxAA5kgtklhODtX
# +cqdWbTvEY1PMrJ43Zar6I95f8fRwBMTHD/qbyxxcsmJj4ahmHSSJp9CDUZCfOOE
# NiehJiN+qldMlXsr6w0CYP/B36azfM21Qq2ELenquONwy/ASYPpHSrgBC4uUXjHi
# aB1yY8+O/khd/+/dHch5LoCQYWnq49WOK506tXiyFENxkQqoWElI1xclLx4bKf8v
# XIxup1yIoyCsvzey09LSk/8+kpAHekP3umpKvtQhFSzg/3bhp6o=
# =tiut
# -----END PGP SIGNATURE-----
# gpg: Signature made Wed 27 May 2026 06:29:07 EDT
# gpg:                using RSA key FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE
# gpg: Good signature from "Philippe Mathieu-Daudé (F4BUG) <f4bug@amsat.org>" [full]
# Primary key fingerprint: FAAB E75E 1291 7221 DCFD  6BB2 E3E3 2C2C DEAD C0DE

* tag 'single-binary-20260527' of https://github.com/philmd/qemu: (32 commits)
  MAINTAINERS: Update PhilMD's email address
  MAINTAINERS: update qualcomm git tree URL
  MAINTAINERS: Remove PhilMD from firmware sections
  tests/tcg: Explicitly check for 64-bit z/Architecture
  target/arm: Build cpu-max.c once
  target/arm: Build cpu32-system.o as common object
  target/arm: Define 'max' CPU type in cpu-max.c
  target/arm: Re-use common aarch64_aa32_a57_init() helper
  target/arm: Factor aarch64_aa32_a57_init() out
  target/arm: Only set %kvm_target when KVM is enabled
  target/arm: Implement DBGDEVID* registers in max AArch32 CPU
  target/arm: Use make_ccsidr(LEGACY) in 32 bit 'max' CPU type
  target/arm: Extract common code related to 'max' CPU
  target/arm: Build cpu64.o as common object
  target/arm: Build gdbstub64.o as common object
  target/arm: Introduce common system/user meson source set
  hw/arm/meson: Remove now unused arm_ss[] source set
  hw/arm/aspeed: Build objects once
  hw/arm/aspeed: Do not realize 64-bit CPU types under QTest
  hw/arm/raspi: Build objects once
  ...

Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>

Trivial merge