]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/ge_bx50v3.h
Remove various unused interrupt related code
[people/ms/u-boot.git] / include / configs / ge_bx50v3.h
CommitLineData
f9162b15
AB
1/*
2 * Copyright (C) 2015 Timesys Corporation
3 * Copyright (C) 2015 General Electric Company
4 * Copyright (C) 2014 Advantech
5 * Copyright (C) 2012 Freescale Semiconductor, Inc.
6 *
7 * Configuration settings for the GE MX6Q Bx50v3 boards.
8 *
9 * SPDX-License-Identifier: GPL-2.0+
10 */
11
12#ifndef __GE_BX50V3_CONFIG_H
13#define __GE_BX50V3_CONFIG_H
14
15#include <asm/arch/imx-regs.h>
16#include <asm/imx-common/gpio.h>
17
3dddc793 18#define BX50V3_BOOTARGS_EXTRA
f9162b15
AB
19#if defined(CONFIG_TARGET_GE_B450V3)
20#define CONFIG_BOARD_NAME "General Electric B450v3"
f9162b15
AB
21#elif defined(CONFIG_TARGET_GE_B650V3)
22#define CONFIG_BOARD_NAME "General Electric B650v3"
f9162b15
AB
23#elif defined(CONFIG_TARGET_GE_B850V3)
24#define CONFIG_BOARD_NAME "General Electric B850v3"
3dddc793
KL
25#undef BX50V3_BOOTARGS_EXTRA
26#define BX50V3_BOOTARGS_EXTRA "video=DP-1:1024x768@60 " \
27 "video=HDMI-A-1:1024x768@60 "
f9162b15
AB
28#else
29#define CONFIG_BOARD_NAME "General Electric BA16 Generic"
f9162b15
AB
30#endif
31
32#define CONFIG_MXC_UART_BASE UART3_BASE
12ca05a3 33#define CONSOLE_DEV "ttymxc2"
f9162b15 34
f9162b15
AB
35#define CONFIG_SUPPORT_EMMC_BOOT
36
f9162b15
AB
37
38#include "mx6_common.h"
39#include <linux/sizes.h>
40
f9162b15
AB
41#define CONFIG_CMDLINE_TAG
42#define CONFIG_SETUP_MEMORY_TAGS
43#define CONFIG_INITRD_TAG
44#define CONFIG_REVISION_TAG
45#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
46
f9162b15
AB
47#define CONFIG_MXC_GPIO
48#define CONFIG_MXC_UART
49
50#define CONFIG_CMD_FUSE
51#define CONFIG_MXC_OCOTP
52
53/* SATA Configs */
aacc10c5 54#ifdef CONFIG_CMD_SATA
f9162b15
AB
55#define CONFIG_DWC_AHSATA
56#define CONFIG_SYS_SATA_MAX_DEVICE 1
57#define CONFIG_DWC_AHSATA_PORT_ID 0
58#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
59#define CONFIG_LBA48
60#define CONFIG_LIBATA
aacc10c5 61#endif
f9162b15
AB
62
63/* MMC Configs */
64#define CONFIG_FSL_ESDHC
65#define CONFIG_FSL_USDHC
66#define CONFIG_SYS_FSL_ESDHC_ADDR 0
f9162b15 67#define CONFIG_BOUNCE_BUFFER
f9162b15
AB
68
69/* USB Configs */
fc44902a 70#ifdef CONFIG_USB
f9162b15
AB
71#define CONFIG_USB_EHCI
72#define CONFIG_USB_EHCI_MX6
f9162b15
AB
73#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
74#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
75#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
76#define CONFIG_MXC_USB_FLAGS 0
f9162b15
AB
77#define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
78
79#define CONFIG_CI_UDC
80#define CONFIG_USBD_HS
81#define CONFIG_USB_GADGET_DUALSPEED
82#define CONFIG_USB_GADGET
83#define CONFIG_USB_GADGET_DOWNLOAD
f9162b15
AB
84#define CONFIG_USB_GADGET_MASS_STORAGE
85#define CONFIG_USB_FUNCTION_MASS_STORAGE
86#define CONFIG_USB_GADGET_VBUS_DRAW 2
87#define CONFIG_G_DNL_VENDOR_NUM 0x0525
88#define CONFIG_G_DNL_PRODUCT_NUM 0xa4a5
89#define CONFIG_G_DNL_MANUFACTURER "Advantech"
fc44902a 90#endif
f9162b15
AB
91
92/* Networking Configs */
c26ffd9b 93#ifdef CONFIG_NET
f9162b15
AB
94#define CONFIG_FEC_MXC
95#define CONFIG_MII
96#define IMX_FEC_BASE ENET_BASE_ADDR
97#define CONFIG_FEC_XCV_TYPE RGMII
98#define CONFIG_ETHPRIME "FEC"
99#define CONFIG_FEC_MXC_PHYADDR 4
100#define CONFIG_PHYLIB
101#define CONFIG_PHY_ATHEROS
c26ffd9b 102#endif
f9162b15
AB
103
104/* Serial Flash */
f9162b15
AB
105#ifdef CONFIG_CMD_SF
106#define CONFIG_MXC_SPI
107#define CONFIG_SF_DEFAULT_BUS 0
108#define CONFIG_SF_DEFAULT_CS 0
109#define CONFIG_SF_DEFAULT_SPEED 20000000
110#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
111#endif
112
113/* allow to overwrite serial and ethaddr */
114#define CONFIG_ENV_OVERWRITE
115#define CONFIG_CONS_INDEX 1
f9162b15
AB
116
117/* Command definition */
118#define CONFIG_CMD_BMODE
f9162b15
AB
119
120#define CONFIG_LOADADDR 0x12000000
121#define CONFIG_SYS_TEXT_BASE 0x17800000
122
123#define CONFIG_EXTRA_ENV_SETTINGS \
124 "script=boot.scr\0" \
125 "image=/boot/uImage\0" \
126 "uboot=u-boot.imx\0" \
127 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
128 "fdt_addr=0x18000000\0" \
129 "boot_fdt=yes\0" \
130 "ip_dyn=yes\0" \
12ca05a3 131 "console=" CONSOLE_DEV "\0" \
f9162b15
AB
132 "fdt_high=0xffffffff\0" \
133 "initrd_high=0xffffffff\0" \
134 "sddev=0\0" \
135 "emmcdev=1\0" \
136 "partnum=1\0" \
137 "update_sd_firmware=" \
138 "if test ${ip_dyn} = yes; then " \
139 "setenv get_cmd dhcp; " \
140 "else " \
141 "setenv get_cmd tftp; " \
142 "fi; " \
143 "if mmc dev ${mmcdev}; then " \
144 "if ${get_cmd} ${update_sd_firmware_filename}; then " \
145 "setexpr fw_sz ${filesize} / 0x200; " \
146 "setexpr fw_sz ${fw_sz} + 1; " \
147 "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
148 "fi; " \
149 "fi\0" \
150 "update_sf_uboot=" \
151 "if tftp $loadaddr $uboot; then " \
152 "sf probe; " \
153 "sf erase 0 0xC0000; " \
154 "sf write $loadaddr 0x400 $filesize; " \
155 "echo 'U-Boot upgraded. Please reset'; " \
156 "fi\0" \
157 "setargs=setenv bootargs console=${console},${baudrate} " \
3dddc793
KL
158 "root=/dev/${rootdev} rw rootwait cma=128M " \
159 BX50V3_BOOTARGS_EXTRA "\0" \
f9162b15
AB
160 "loadbootscript=" \
161 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${script};\0" \
162 "bootscript=echo Running bootscript from ${dev}:${devnum}:${partnum};" \
163 " source\0" \
164 "loadimage=" \
165 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
166 "loadfdt=ext2load ${dev} ${devnum}:${partnum} ${fdt_addr} ${fdt_file}\0" \
167 "tryboot=" \
168 "if run loadbootscript; then " \
169 "run bootscript; " \
170 "else " \
171 "if run loadimage; then " \
172 "run doboot; " \
173 "fi; " \
174 "fi;\0" \
175 "doboot=echo Booting from ${dev}:${devnum}:${partnum} ...; " \
176 "run setargs; " \
177 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
178 "if run loadfdt; then " \
179 "bootm ${loadaddr} - ${fdt_addr}; " \
180 "else " \
181 "if test ${boot_fdt} = try; then " \
182 "bootm; " \
183 "else " \
184 "echo WARN: Cannot load the DT; " \
185 "fi; " \
186 "fi; " \
187 "else " \
188 "bootm; " \
189 "fi;\0" \
190 "netargs=setenv bootargs console=${console},${baudrate} " \
191 "root=/dev/nfs " \
192 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
193 "netboot=echo Booting from net ...; " \
194 "run netargs; " \
195 "if test ${ip_dyn} = yes; then " \
196 "setenv get_cmd dhcp; " \
197 "else " \
198 "setenv get_cmd tftp; " \
199 "fi; " \
200 "${get_cmd} ${image}; " \
201 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
202 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
203 "bootm ${loadaddr} - ${fdt_addr}; " \
204 "else " \
205 "if test ${boot_fdt} = try; then " \
206 "bootm; " \
207 "else " \
208 "echo WARN: Cannot load the DT; " \
209 "fi; " \
210 "fi; " \
211 "else " \
212 "bootm; " \
213 "fi;\0" \
214
fc44902a 215#define CONFIG_MMCBOOTCOMMAND \
f9162b15 216 "setenv dev mmc; " \
f6825e4a 217 "setenv rootdev mmcblk0p${partnum}; " \
f9162b15
AB
218 \
219 "setenv devnum ${sddev}; " \
220 "if mmc dev ${devnum}; then " \
221 "run tryboot; " \
f6825e4a 222 "setenv rootdev mmcblk1p${partnum}; " \
f9162b15
AB
223 "fi; " \
224 \
225 "setenv devnum ${emmcdev}; " \
226 "if mmc dev ${devnum}; then " \
227 "run tryboot; " \
228 "fi; " \
fc44902a
AS
229
230#define CONFIG_USBBOOTCOMMAND \
231 "usb start; " \
232 "setenv dev usb; " \
233 "setenv devnum 0; " \
f6825e4a 234 "setenv rootdev sda${partnum}; " \
fc44902a 235 "run tryboot; " \
f9162b15 236 \
fc44902a 237 CONFIG_MMCBOOTCOMMAND \
f9162b15
AB
238 "bmode usb; " \
239
fc44902a
AS
240#ifdef CONFIG_CMD_USB
241#define CONFIG_BOOTCOMMAND CONFIG_USBBOOTCOMMAND
242#else
243#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND
244#endif
245
f9162b15
AB
246#define CONFIG_ARP_TIMEOUT 200UL
247
248/* Miscellaneous configurable options */
249#define CONFIG_SYS_LONGHELP
f9162b15
AB
250#define CONFIG_AUTO_COMPLETE
251
252/* Print Buffer Size */
253#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
254#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
255
256#define CONFIG_SYS_MEMTEST_START 0x10000000
257#define CONFIG_SYS_MEMTEST_END 0x10010000
258#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
259
260#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
261
262#define CONFIG_CMDLINE_EDITING
f9162b15
AB
263
264/* Physical Memory Map */
265#define CONFIG_NR_DRAM_BANKS 1
266#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
267
268#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
269#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
270#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
271
272#define CONFIG_SYS_INIT_SP_OFFSET \
273 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
274#define CONFIG_SYS_INIT_SP_ADDR \
275 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
276
e856bdcf 277/* environment organization */
f9162b15
AB
278#define CONFIG_ENV_IS_IN_SPI_FLASH
279#define CONFIG_ENV_SIZE (8 * 1024)
280#define CONFIG_ENV_OFFSET (768 * 1024)
281#define CONFIG_ENV_SECT_SIZE (64 * 1024)
282#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
283#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
284#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
285#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
286
f9162b15 287#ifndef CONFIG_SYS_DCACHE_OFF
f9162b15
AB
288#endif
289
290#define CONFIG_SYS_FSL_USDHC_NUM 3
291
292/* Framebuffer */
07aa030a 293#ifdef CONFIG_VIDEO
f9162b15 294#define CONFIG_VIDEO_IPUV3
f9162b15
AB
295#define CONFIG_VIDEO_BMP_RLE8
296#define CONFIG_SPLASH_SCREEN
297#define CONFIG_SPLASH_SCREEN_ALIGN
298#define CONFIG_BMP_16BPP
299#define CONFIG_VIDEO_LOGO
300#define CONFIG_VIDEO_BMP_LOGO
301#define CONFIG_IPUV3_CLK 260000000
302#define CONFIG_IMX_HDMI
303#define CONFIG_IMX_VIDEO_SKIP
07aa030a 304#endif
f9162b15 305
54971ac6
AB
306#define CONFIG_PWM_IMX
307#define CONFIG_IMX6_PWM_PER_CLK 66000000
308
f9162b15
AB
309#undef CONFIG_CMD_PCI
310#ifdef CONFIG_CMD_PCI
f9162b15
AB
311#define CONFIG_PCI_SCAN_SHOW
312#define CONFIG_PCIE_IMX
313#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
314#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(1, 5)
315#endif
316
317/* I2C Configs */
f9162b15
AB
318#define CONFIG_SYS_I2C
319#define CONFIG_SYS_I2C_MXC
320#define CONFIG_SYS_I2C_SPEED 100000
321#define CONFIG_SYS_I2C_MXC_I2C1
322#define CONFIG_SYS_I2C_MXC_I2C2
323#define CONFIG_SYS_I2C_MXC_I2C3
324
325#endif /* __GE_BX50V3_CONFIG_H */