]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - sim/cris/Makefile.in
sim: switch config.h usage to defs.h
[thirdparty/binutils-gdb.git] / sim / cris / Makefile.in
1 # Makefile template for Configure for the CRIS simulator, based on a mix
2 # of the ones for m32r and i960.
3 #
4 # Copyright (C) 2004-2021 Free Software Foundation, Inc.
5 # Contributed by Axis Communications.
6 #
7 # This program is free software; you can redistribute it and/or modify
8 # it under the terms of the GNU General Public License as published by
9 # the Free Software Foundation; either version 3 of the License, or
10 # (at your option) any later version.
11 #
12 # This program is distributed in the hope that it will be useful,
13 # but WITHOUT ANY WARRANTY; without even the implied warranty of
14 # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 # GNU General Public License for more details.
16 #
17 # You should have received a copy of the GNU General Public License
18 # along with this program. If not, see <http://www.gnu.org/licenses/>.
19
20 ## COMMON_PRE_CONFIG_FRAG
21
22 CRISV10F_OBJS = crisv10f.o cpuv10.o decodev10.o modelv10.o mloopv10f.o
23 CRISV32F_OBJS = crisv32f.o cpuv32.o decodev32.o modelv32.o mloopv32f.o
24
25 SIM_OBJS = \
26 $(SIM_NEW_COMMON_OBJS) \
27 cgen-utils.o cgen-trace.o cgen-scache.o \
28 cgen-run.o \
29 sim-if.o arch.o \
30 $(CRISV10F_OBJS) \
31 $(CRISV32F_OBJS) \
32 traps.o \
33 cris-desc.o
34
35 # Extra headers included by sim-main.h.
36 # FIXME: $(srccom)/cgen-ops.h should be in CGEN_INCLUDE_DEPS.
37 SIM_EXTRA_DEPS = \
38 $(CGEN_INCLUDE_DEPS) $(srccom)/cgen-ops.h \
39 arch.h cpuall.h cris-sim.h cris-desc.h engv10.h engv32.h
40
41 SIM_EXTRA_CLEAN = cris-clean
42
43 ## COMMON_POST_CONFIG_FRAG
44
45 arch = cris
46
47 # rvdummy is just used for testing. It does nothing if
48 # --enable-sim-hardware isn't active.
49
50 all: rvdummy$(EXEEXT)
51
52 check: rvdummy$(EXEEXT)
53
54 rvdummy$(EXEEXT): rvdummy.o $(EXTRA_LIBDEPS)
55 $(CC) $(ALL_CFLAGS) -o rvdummy$(EXEEXT) rvdummy.o $(EXTRA_LIBS)
56
57 rvdummy.o: rvdummy.c config.h $(remote_sim_h) $(callback_h)
58
59 # CRISV10 objs
60
61 CRISV10F_INCLUDE_DEPS = \
62 $(CGEN_MAIN_CPU_DEPS) \
63 cpuv10.h decodev10.h engv10.h
64
65 # FIXME: What is mono and what does "Use of `mono' is wip" mean (other
66 # than the apparent; some "mono" feature is work in progress)?
67 mloopv10f.c engv10.h: stamp-v10fmloop
68 stamp-v10fmloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
69 $(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
70 -mono -no-fast -pbb -switch semcrisv10f-switch.c \
71 -cpu crisv10f -infile $(srcdir)/mloop.in
72 $(SHELL) $(srcroot)/move-if-change eng.hin engv10.h
73 $(SHELL) $(srcroot)/move-if-change mloop.cin mloopv10f.c
74 touch stamp-v10fmloop
75
76 # CRISV32 objs
77
78 CRISV32F_INCLUDE_DEPS = \
79 $(CGEN_MAIN_CPU_DEPS) \
80 cpuv32.h decodev32.h engv32.h
81
82 # FIXME: What is mono and what does "Use of `mono' is wip" mean (other
83 # than the apparent; some "mono" feature is work in progress)?
84 mloopv32f.c engv32.h: stamp-v32fmloop
85 # We depend on stamp-v10fmloop to get serialization to avoid
86 # racing with it for the same temporary file-names when "make -j".
87 stamp-v32fmloop: stamp-v10fmloop $(srcdir)/../common/genmloop.sh mloop.in Makefile
88 $(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
89 -mono -no-fast -pbb -switch semcrisv32f-switch.c \
90 -cpu crisv32f -infile $(srcdir)/mloop.in
91 $(SHELL) $(srcroot)/move-if-change eng.hin engv32.h
92 $(SHELL) $(srcroot)/move-if-change mloop.cin mloopv32f.c
93 touch stamp-v32fmloop
94
95 cris-clean:
96 for v in 10 32; do \
97 rm -f mloopv$${v}f.c engv$${v}.h stamp-v$${v}fmloop; \
98 rm -f stamp-v$${v}fcpu; \
99 done
100 -rm -f stamp-arch stamp-desc
101 -rm -f tmp-*
102
103 # cgen support, enable with --enable-cgen-maint
104 CGEN_MAINT = ; @true
105 # The following line is commented in or out depending upon --enable-cgen-maint.
106 @CGEN_MAINT@CGEN_MAINT =
107
108 # Useful when making CGEN-generated files manually, without --enable-cgen-maint.
109 stamps: stamp-v10fmloop stamp-v32fmloop stamp-arch stamp-v10fcpu stamp-v32fcpu stamp-desc
110
111 stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/cris.cpu Makefile
112 $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=crisv10,crisv32 \
113 archfile=$(CPU_DIR)/cris.cpu \
114 FLAGS="with-scache with-profile=fn"
115 touch stamp-arch
116 arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch
117
118 # The sed-hack is supposed to be temporary, until we get CGEN to emit it.
119 stamp-v10fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cris.cpu Makefile
120 $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
121 archfile=$(CPU_DIR)/cris.cpu \
122 cpu=crisv10f mach=crisv10 SUFFIX=v10 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"
123 $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv10-switch.c $(srcdir)/semcrisv10f-switch.c
124 sed -ne 'p; s/^\(#include "sim-assert.h"\)$$/#include "cgen-ops.h"/p' < $(srcdir)/decodev10.c > decodev10.c.tmp
125 mv decodev10.c.tmp $(srcdir)/decodev10.c
126 touch stamp-v10fcpu
127 cpuv10.h cpuv10.c semcrisv10f-switch.c modelv10.c decodev10.c decodev10.h: $(CGEN_MAINT) stamp-v10fcpu
128
129 stamp-v32fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cris.cpu Makefile
130 $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
131 archfile=$(CPU_DIR)/cris.cpu \
132 cpu=crisv32f mach=crisv32 SUFFIX=v32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"
133 $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv32-switch.c $(srcdir)/semcrisv32f-switch.c
134 sed -ne 'p; s/^\(#include "sim-assert.h"\)$$/#include "cgen-ops.h"/p' < $(srcdir)/decodev32.c > decodev32.c.tmp
135 mv decodev32.c.tmp $(srcdir)/decodev32.c
136 touch stamp-v32fcpu
137 cpuv32.h cpuv32.c semcrisv32f-switch.c modelv32.c decodev32.c decodev32.h: $(CGEN_MAINT) stamp-v32fcpu
138
139 stamp-desc: $(CGEN_READ_SCM) $(CGEN_DESC_SCM) $(CPU_DIR)/cris.cpu Makefile
140 $(MAKE) cgen-desc $(CGEN_FLAGS_TO_PASS) \
141 archfile=$(CPU_DIR)/cris.cpu \
142 cpu=cris mach=all
143 touch stamp-desc
144 cris-desc.c cris-desc.h cris-opc.h: $(CGEN_MAINT) stamp-desc