]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/MigoR.h
464ad46c95dce3c84eb5609fd6cbb1fef15000d2
[people/ms/u-boot.git] / include / configs / MigoR.h
1 /*
2 * Configuation settings for the Renesas Solutions Migo-R board
3 *
4 * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __MIGO_R_H
10 #define __MIGO_R_H
11
12 #define CONFIG_CPU_SH7722 1
13 #define CONFIG_MIGO_R 1
14
15 #define CONFIG_DISPLAY_BOARDINFO
16 #undef CONFIG_SHOW_BOOT_PROGRESS
17
18 /* SMC9111 */
19 #define CONFIG_SMC91111
20 #define CONFIG_SMC91111_BASE (0xB0000000)
21
22 /* MEMORY */
23 #define MIGO_R_SDRAM_BASE (0x8C000000)
24 #define MIGO_R_FLASH_BASE_1 (0xA0000000)
25 #define MIGO_R_FLASH_BANK_SIZE (64 * 1024 * 1024)
26
27 #define CONFIG_SYS_TEXT_BASE 0x8FFC0000
28 #define CONFIG_SYS_LONGHELP /* undef to save memory */
29 #define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
30 #define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
31 #define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */
32 #define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
33
34 /* SCIF */
35 #define CONFIG_CONS_SCIF0 1
36
37 #define CONFIG_SYS_MEMTEST_START (MIGO_R_SDRAM_BASE)
38 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
39
40 /* Enable alternate, more extensive, memory test */
41 #undef CONFIG_SYS_ALT_MEMTEST
42 /* Scratch address used by the alternate memory test */
43 #undef CONFIG_SYS_MEMTEST_SCRATCH
44
45 /* Enable temporary baudrate change while serial download */
46 #undef CONFIG_SYS_LOADS_BAUD_CHANGE
47
48 #define CONFIG_SYS_SDRAM_BASE (MIGO_R_SDRAM_BASE)
49 /* maybe more, but if so u-boot doesn't know about it... */
50 #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
51 /* default load address for scripts ?!? */
52 #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 * 1024)
53
54 /* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
55 #define CONFIG_SYS_MONITOR_BASE (MIGO_R_FLASH_BASE_1)
56 /* Monitor size */
57 #define CONFIG_SYS_MONITOR_LEN (128 * 1024)
58 /* Size of DRAM reserved for malloc() use */
59 #define CONFIG_SYS_MALLOC_LEN (256 * 1024)
60 #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
61
62 /* FLASH */
63 #define CONFIG_SYS_FLASH_CFI
64 #define CONFIG_FLASH_CFI_DRIVER
65 #undef CONFIG_SYS_FLASH_QUIET_TEST
66 /* print 'E' for empty sector on flinfo */
67 #define CONFIG_SYS_FLASH_EMPTY_INFO
68 /* Physical start address of Flash memory */
69 #define CONFIG_SYS_FLASH_BASE (MIGO_R_FLASH_BASE_1)
70 /* Max number of sectors on each Flash chip */
71 #define CONFIG_SYS_MAX_FLASH_SECT 512
72
73 /* if you use all NOR Flash , you change dip-switch. Please see MIGO_R01 Manual. */
74 #define CONFIG_SYS_MAX_FLASH_BANKS 1
75 #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE + (0 * MIGO_R_FLASH_BANK_SIZE) }
76
77 /* Timeout for Flash erase operations (in ms) */
78 #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
79 /* Timeout for Flash write operations (in ms) */
80 #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
81 /* Timeout for Flash set sector lock bit operations (in ms) */
82 #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
83 /* Timeout for Flash clear lock bit operations (in ms) */
84 #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
85
86 /* Use hardware flash sectors protection instead of U-Boot software protection */
87 #undef CONFIG_SYS_FLASH_PROTECTION
88 #undef CONFIG_SYS_DIRECT_FLASH_TFTP
89
90 /* ENV setting */
91 #define CONFIG_ENV_OVERWRITE 1
92 #define CONFIG_ENV_SECT_SIZE (128 * 1024)
93 #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
94 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
95 /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
96 #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
97 #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
98
99 /* Board Clock */
100 #define CONFIG_SYS_CLK_FREQ 33333333
101 #define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
102 #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
103 #define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */
104
105 #endif /* __MIGO_R_H */