]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/UCP1020.h
projects / people / ms / u-boot.git / blob
? search:


43300f59676a722eeee73f15f5676493b84b2dfe
[people/ms/u-boot.git] / include / configs / UCP1020.h
1 /*
2 * Copyright 2013-2015 Arcturus Networks, Inc.
3 * http://www.arcturusnetworks.com/products/ucp1020/
4 * based on include/configs/p1_p2_rdb_pc.h
5 * original copyright follows:
6 * Copyright 2009-2011 Freescale Semiconductor, Inc.
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 /*
12 * QorIQ uCP1020-xx boards configuration file
13 */
14 #ifndef __CONFIG_H
15 #define __CONFIG_H
16
17 #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
18 #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */
19 #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
20 #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
21 #define CONFIG_FSL_PCIE_RESET /* need PCIe reset errata */
22 #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
23
24 #if defined(CONFIG_TARTGET_UCP1020T1)
25
26 #define CONFIG_UCP1020_REV_1_3
27
28 #define CONFIG_BOARDNAME "uCP1020-64EE512-0U1-XR-T1"
29
30 #define CONFIG_TSEC_ENET
31 #define CONFIG_TSEC1
32 #define CONFIG_TSEC3
33 #define CONFIG_HAS_ETH0
34 #define CONFIG_HAS_ETH1
35 #define CONFIG_ETHADDR 00:19:D3:FF:FF:FF
36 #define CONFIG_ETH1ADDR 00:19:D3:FF:FF:FE
37 #define CONFIG_ETH2ADDR 00:19:D3:FF:FF:FD
38 #define CONFIG_IPADDR 10.80.41.229
39 #define CONFIG_SERVERIP 10.80.41.227
40 #define CONFIG_NETMASK 255.255.252.0
41 #define CONFIG_ETHPRIME "eTSEC3"
42
43 #ifndef CONFIG_SPI_FLASH
44 #endif
45 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
46
47 #define CONFIG_SYS_L2_SIZE (256 << 10)
48
49 #define CONFIG_LAST_STAGE_INIT
50
51 #endif
52
53 #if defined(CONFIG_TARGET_UCP1020)
54
55 #define CONFIG_UCP1020
56 #define CONFIG_UCP1020_REV_1_3
57
58 #define CONFIG_BOARDNAME_LOCAL "uCP1020-64EEE512-OU1-XR"
59
60 #define CONFIG_TSEC_ENET
61 #define CONFIG_TSEC1
62 #define CONFIG_TSEC2
63 #define CONFIG_TSEC3
64 #define CONFIG_HAS_ETH0
65 #define CONFIG_HAS_ETH1
66 #define CONFIG_HAS_ETH2
67 #define CONFIG_ETHADDR 00:06:3B:FF:FF:FF
68 #define CONFIG_ETH1ADDR 00:06:3B:FF:FF:FE
69 #define CONFIG_ETH2ADDR 00:06:3B:FF:FF:FD
70 #define CONFIG_IPADDR 192.168.1.81
71 #define CONFIG_IPADDR1 192.168.1.82
72 #define CONFIG_IPADDR2 192.168.1.83
73 #define CONFIG_SERVERIP 192.168.1.80
74 #define CONFIG_GATEWAYIP 102.168.1.1
75 #define CONFIG_NETMASK 255.255.255.0
76 #define CONFIG_ETHPRIME "eTSEC1"
77
78 #ifndef CONFIG_SPI_FLASH
79 #endif
80 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
81
82 #define CONFIG_SYS_L2_SIZE (256 << 10)
83
84 #define CONFIG_LAST_STAGE_INIT
85
86 #endif
87
88 #ifdef CONFIG_SDCARD
89 #define CONFIG_RAMBOOT_SDCARD
90 #define CONFIG_SYS_RAMBOOT
91 #define CONFIG_SYS_EXTRA_ENV_RELOC
92 #define CONFIG_SYS_TEXT_BASE 0x11000000
93 #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
94 #endif
95
96 #ifdef CONFIG_SPIFLASH
97 #define CONFIG_RAMBOOT_SPIFLASH
98 #define CONFIG_SYS_RAMBOOT
99 #define CONFIG_SYS_EXTRA_ENV_RELOC
100 #define CONFIG_SYS_TEXT_BASE 0x11000000
101 #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
102 #endif
103
104 #ifndef CONFIG_SYS_TEXT_BASE
105 #define CONFIG_SYS_TEXT_BASE 0xeff80000
106 #endif
107 #define CONFIG_SYS_TEXT_BASE_NOR 0xeff80000
108
109 #ifndef CONFIG_RESET_VECTOR_ADDRESS
110 #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
111 #endif
112
113 #ifndef CONFIG_SYS_MONITOR_BASE
114 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
115 #endif
116
117 #define CONFIG_MP
118
119 #define CONFIG_ENV_OVERWRITE
120
121 #define CONFIG_SATA_SIL
122 #define CONFIG_SYS_SATA_MAX_DEVICE 2
123 #define CONFIG_LIBATA
124 #define CONFIG_LBA48
125
126 #define CONFIG_SYS_CLK_FREQ 66666666
127 #define CONFIG_DDR_CLK_FREQ 66666666
128
129 #define CONFIG_HWCONFIG
130
131 /*
132 * These can be toggled for performance analysis, otherwise use default.
133 */
134 #define CONFIG_L2_CACHE
135 #define CONFIG_BTB
136
137 #define CONFIG_ENABLE_36BIT_PHYS
138
139 #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
140 #define CONFIG_SYS_MEMTEST_END 0x1fffffff
141 #define CONFIG_PANIC_HANG /* do not reset board on panic */
142
143 #define CONFIG_SYS_CCSRBAR 0xffe00000
144 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
145
146 /* IN case of NAND bootloader relocate CCSRBAR in RAMboot code not in the 4k
147 SPL code*/
148 #ifdef CONFIG_SPL_BUILD
149 #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
150 #endif
151
152 /* DDR Setup */
153 #define CONFIG_DDR_ECC_ENABLE
154 #ifndef CONFIG_DDR_ECC_ENABLE
155 #define CONFIG_SYS_DDR_RAW_TIMING
156 #define CONFIG_DDR_SPD
157 #endif
158 #define CONFIG_SYS_SPD_BUS_NUM 1
159 #undef CONFIG_FSL_DDR_INTERACTIVE
160
161 #define CONFIG_SYS_SDRAM_SIZE_LAW LAW_SIZE_512M
162 #define CONFIG_CHIP_SELECTS_PER_CTRL 1
163 #define CONFIG_SYS_SDRAM_SIZE (1u << (CONFIG_SYS_SDRAM_SIZE_LAW - 19))
164 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
165 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
166
167 #define CONFIG_DIMM_SLOTS_PER_CTLR 1
168
169 /* Default settings for DDR3 */
170 #define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f
171 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
172 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
173 #define CONFIG_SYS_DDR_CS1_BNDS 0x0040007f
174 #define CONFIG_SYS_DDR_CS1_CONFIG 0x80014302
175 #define CONFIG_SYS_DDR_CS1_CONFIG_2 0x00000000
176
177 #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
178 #define CONFIG_SYS_DDR_INIT_ADDR 0x00000000
179 #define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000
180 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
181
182 #define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600
183 #define CONFIG_SYS_DDR_WRLVL_CONTROL 0x8655A608
184 #define CONFIG_SYS_DDR_SR_CNTR 0x00000000
185 #define CONFIG_SYS_DDR_RCW_1 0x00000000
186 #define CONFIG_SYS_DDR_RCW_2 0x00000000
187 #ifdef CONFIG_DDR_ECC_ENABLE
188 #define CONFIG_SYS_DDR_CONTROL 0xE70C0000 /* Type = DDR3 & ECC */
189 #else
190 #define CONFIG_SYS_DDR_CONTROL 0xC70C0000 /* Type = DDR3 */
191 #endif
192 #define CONFIG_SYS_DDR_CONTROL_2 0x04401050
193 #define CONFIG_SYS_DDR_TIMING_4 0x00220001
194 #define CONFIG_SYS_DDR_TIMING_5 0x03402400
195
196 #define CONFIG_SYS_DDR_TIMING_3 0x00020000
197 #define CONFIG_SYS_DDR_TIMING_0 0x00330004
198 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846
199 #define CONFIG_SYS_DDR_TIMING_2 0x0FA8C8CF
200 #define CONFIG_SYS_DDR_CLK_CTRL 0x03000000
201 #define CONFIG_SYS_DDR_MODE_1 0x40461520
202 #define CONFIG_SYS_DDR_MODE_2 0x8000c000
203 #define CONFIG_SYS_DDR_INTERVAL 0x0C300000
204
205 #undef CONFIG_CLOCKS_IN_MHZ
206
207 /*
208 * Memory map
209 *
210 * 0x0000_0000 0x7fff_ffff DDR Up to 2GB cacheable
211 * 0x8000_0000 0xdfff_ffff PCI Express Mem 1G non-cacheable(PCIe * 2)
212 * 0xec00_0000 0xefff_ffff NOR flash Up to 64M non-cacheable CS0/1
213 * 0xf8f8_0000 0xf8ff_ffff L2 SRAM Up to 256K cacheable
214 * (early boot only)
215 * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable
216 * 0xffd0_0000 0xffd0_3fff L1 for stack 16K cacheable
217 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
218 */
219
220 /*
221 * Local Bus Definitions
222 */
223 #define CONFIG_SYS_MAX_FLASH_SECT 512 /* 64M */
224 #define CONFIG_SYS_FLASH_BASE 0xec000000
225
226 #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
227
228 #define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
229 | BR_PS_16 | BR_V)
230
231 #define CONFIG_FLASH_OR_PRELIM 0xfc000ff7
232
233 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
234 #define CONFIG_SYS_FLASH_QUIET_TEST
235 #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
236
237 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
238
239 #undef CONFIG_SYS_FLASH_CHECKSUM
240 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
241 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
242
243 #define CONFIG_FLASH_CFI_DRIVER
244 #define CONFIG_SYS_FLASH_CFI
245 #define CONFIG_SYS_FLASH_EMPTY_INFO
246 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
247
248 #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
249
250 #define CONFIG_SYS_INIT_RAM_LOCK
251 #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */
252 /* Initial L1 address */
253 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR
254 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
255 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
256 /* Size of used area in RAM */
257 #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
258
259 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
260 GENERATED_GBL_DATA_SIZE)
261 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
262
263 #define CONFIG_SYS_MONITOR_LEN (256 * 1024)/* Reserve 256 kB for Mon */
264 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024)/* Reserved for malloc */
265
266 #define CONFIG_SYS_PMC_BASE 0xff980000
267 #define CONFIG_SYS_PMC_BASE_PHYS CONFIG_SYS_PMC_BASE
268 #define CONFIG_PMC_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_PMC_BASE_PHYS) | \
269 BR_PS_8 | BR_V)
270 #define CONFIG_PMC_OR_PRELIM (OR_AM_64KB | OR_GPCM_CSNT | OR_GPCM_XACS | \
271 OR_GPCM_SCY | OR_GPCM_TRLX | OR_GPCM_EHTR | \
272 OR_GPCM_EAD)
273
274 #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
275 #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
276 #ifdef CONFIG_NAND_FSL_ELBC
277 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Addr */
278 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
279 #endif
280
281 /* Serial Port - controlled on board with jumper J8
282 * open - index 2
283 * shorted - index 1
284 */
285 #define CONFIG_CONS_INDEX 1
286 #undef CONFIG_SERIAL_SOFTWARE_FIFO
287 #define CONFIG_SYS_NS16550_SERIAL
288 #define CONFIG_SYS_NS16550_REG_SIZE 1
289 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
290 #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL)
291 #define CONFIG_NS16550_MIN_FUNCTIONS
292 #endif
293
294 #define CONFIG_SYS_BAUDRATE_TABLE \
295 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
296
297 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500)
298 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600)
299
300 /* I2C */
301 #define CONFIG_SYS_I2C
302 #define CONFIG_SYS_I2C_FSL
303 #define CONFIG_SYS_FSL_I2C_SPEED 400000
304 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
305 #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
306 #define CONFIG_SYS_FSL_I2C2_SPEED 400000
307 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
308 #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
309 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
310 #define CONFIG_SYS_SPD_BUS_NUM 1 /* For rom_loc and flash bank */
311
312 #define CONFIG_RTC_DS1337
313 #define CONFIG_RTC_DS1337_NOOSC
314 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
315 #define CONFIG_SYS_I2C_PCA9557_ADDR 0x18
316 #define CONFIG_SYS_I2C_NCT72_ADDR 0x4C
317 #define CONFIG_SYS_I2C_IDT6V49205B 0x69
318
319 /*
320 * eSPI - Enhanced SPI
321 */
322 #define CONFIG_HARD_SPI
323
324 #define CONFIG_SF_DEFAULT_SPEED 10000000
325 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
326
327 #if defined(CONFIG_PCI)
328 /*
329 * General PCI
330 * Memory space is mapped 1-1, but I/O space must start from 0.
331 */
332
333 /* controller 2, direct to uli, tgtid 2, Base address 9000 */
334 #define CONFIG_SYS_PCIE2_NAME "PCIe SLOT CON9"
335 #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
336 #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
337 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
338 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
339 #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
340 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
341 #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
342 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
343
344 /* controller 1, Slot 2, tgtid 1, Base address a000 */
345 #define CONFIG_SYS_PCIE1_NAME "PCIe SLOT CON10"
346 #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
347 #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
348 #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
349 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
350 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
351 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
352 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000
353 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
354
355 #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
356 #endif /* CONFIG_PCI */
357
358 /*
359 * Environment
360 */
361 #ifdef CONFIG_ENV_FIT_UCBOOT
362
363 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x20000)
364 #define CONFIG_ENV_SIZE 0x20000
365 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
366
367 #else
368
369 #define CONFIG_ENV_SPI_BUS 0
370 #define CONFIG_ENV_SPI_CS 0
371 #define CONFIG_ENV_SPI_MAX_HZ 10000000
372 #define CONFIG_ENV_SPI_MODE 0
373
374 #ifdef CONFIG_RAMBOOT_SPIFLASH
375
376 #define CONFIG_ENV_SIZE 0x3000 /* 12KB */
377 #define CONFIG_ENV_OFFSET 0x2000 /* 8KB */
378 #define CONFIG_ENV_SECT_SIZE 0x1000
379
380 #if defined(CONFIG_SYS_REDUNDAND_ENVIRONMENT)
381 /* Address and size of Redundant Environment Sector */
382 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
383 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
384 #endif
385
386 #elif defined(CONFIG_RAMBOOT_SDCARD)
387 #define CONFIG_FSL_FIXED_MMC_LOCATION
388 #define CONFIG_ENV_SIZE 0x2000
389 #define CONFIG_SYS_MMC_ENV_DEV 0
390
391 #elif defined(CONFIG_SYS_RAMBOOT)
392 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
393 #define CONFIG_ENV_SIZE 0x2000
394
395 #else
396 #define CONFIG_ENV_BASE (CONFIG_SYS_FLASH_BASE)
397 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
398 #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
399 #define CONFIG_ENV_ADDR (CONFIG_ENV_BASE + 0xC0000)
400 #if defined(CONFIG_SYS_REDUNDAND_ENVIRONMENT)
401 /* Address and size of Redundant Environment Sector */
402 #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SIZE)
403 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
404 #endif
405
406 #endif
407
408 #endif /* CONFIG_ENV_FIT_UCBOOT */
409
410 #define CONFIG_LOADS_ECHO /* echo on for serial download */
411 #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
412
413 /*
414 * USB
415 */
416 #define CONFIG_HAS_FSL_DR_USB
417
418 #if defined(CONFIG_HAS_FSL_DR_USB)
419 #define CONFIG_USB_MAX_CONTROLLER_COUNT 1
420
421 #ifdef CONFIG_USB_EHCI_HCD
422 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
423 #define CONFIG_USB_EHCI_FSL
424 #endif
425 #endif
426
427 #undef CONFIG_WATCHDOG /* watchdog disabled */
428
429 #ifdef CONFIG_MMC
430 #define CONFIG_FSL_ESDHC
431 #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
432 #define CONFIG_MMC_SPI
433 #endif
434
435 /* Misc Extra Settings */
436 #undef CONFIG_WATCHDOG /* watchdog disabled */
437
438 /*
439 * Miscellaneous configurable options
440 */
441 #define CONFIG_SYS_LONGHELP /* undef to save memory */
442 #define CONFIG_CMDLINE_EDITING /* Command-line editing */
443 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
444 #if defined(CONFIG_CMD_KGDB)
445 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
446 #else
447 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
448 #endif
449 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
450 /* Print Buffer Size */
451 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
452 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
453 #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms tick */
454
455 /*
456 * For booting Linux, the board info and command line data
457 * have to be in the first 64 MB of memory, since this is
458 * the maximum mapped by the Linux kernel during initialization.
459 */
460 #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory for Linux*/
461 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
462
463 #if defined(CONFIG_CMD_KGDB)
464 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
465 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
466 #endif
467
468 /*
469 * Environment Configuration
470 */
471
472 #if defined(CONFIG_TSEC_ENET)
473
474 #if defined(CONFIG_UCP1020_REV_1_2) || defined(CONFIG_UCP1020_REV_1_3)
475 #else
476 #error "UCP1020 module revision is not defined !!!"
477 #endif
478
479 #define CONFIG_BOOTP_SERVERIP
480
481 #define CONFIG_MII /* MII PHY management */
482 #define CONFIG_TSEC1_NAME "eTSEC1"
483 #define CONFIG_TSEC2_NAME "eTSEC2"
484 #define CONFIG_TSEC3_NAME "eTSEC3"
485
486 #define TSEC1_PHY_ADDR 4
487 #define TSEC2_PHY_ADDR 0
488 #define TSEC2_PHY_ADDR_SGMII 0x00
489 #define TSEC3_PHY_ADDR 6
490
491 #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
492 #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
493 #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
494
495 #define TSEC1_PHYIDX 0
496 #define TSEC2_PHYIDX 0
497 #define TSEC3_PHYIDX 0
498
499 #endif
500
501 #define CONFIG_HOSTNAME UCP1020
502 #define CONFIG_ROOTPATH "/opt/nfsroot"
503 #define CONFIG_BOOTFILE "uImage"
504 #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
505
506 /* default location for tftp and bootm */
507 #define CONFIG_LOADADDR 1000000
508
509 #define CONFIG_BOOTARGS /* the boot command will set bootargs */
510
511 #if defined(CONFIG_DONGLE)
512
513 #define CONFIG_EXTRA_ENV_SETTINGS \
514 "bootcmd=run prog_spi_mbrbootcramfs\0" \
515 "bootfile=uImage\0" \
516 "consoledev=ttyS0\0" \
517 "cramfsfile=image.cramfs\0" \
518 "dtbaddr=0x00c00000\0" \
519 "dtbfile=image.dtb\0" \
520 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
521 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
522 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
523 "fileaddr=0x01000000\0" \
524 "filesize=0x00080000\0" \
525 "flashmbr=sf probe 0; " \
526 "tftp $loadaddr $mbr; " \
527 "sf erase $mbr_offset +$filesize; " \
528 "sf write $loadaddr $mbr_offset $filesize\0" \
529 "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
530 "protect off $nor_recoveryaddr +$filesize; " \
531 "erase $nor_recoveryaddr +$filesize; " \
532 "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
533 "protect on $nor_recoveryaddr +$filesize\0 " \
534 "flashuboot=tftp $ubootaddr $ubootfile; " \
535 "protect off $nor_ubootaddr +$filesize; " \
536 "erase $nor_ubootaddr +$filesize; " \
537 "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
538 "protect on $nor_ubootaddr +$filesize\0 " \
539 "flashworking=tftp $workingaddr $cramfsfile; " \
540 "protect off $nor_workingaddr +$filesize; " \
541 "erase $nor_workingaddr +$filesize; " \
542 "cp.b $workingaddr $nor_workingaddr $filesize; " \
543 "protect on $nor_workingaddr +$filesize\0 " \
544 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
545 "kerneladdr=0x01100000\0" \
546 "kernelfile=uImage\0" \
547 "loadaddr=0x01000000\0" \
548 "mbr=uCP1020d.mbr\0" \
549 "mbr_offset=0x00000000\0" \
550 "mmbr=uCP1020Quiet.mbr\0" \
551 "mmcpart=0:2\0" \
552 "mmc__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
553 "mmc erase 1 1; " \
554 "mmc write $loadaddr 1 1\0" \
555 "mmc__uboot=fatload mmc $mmcpart $loadaddr $ubootfile; " \
556 "mmc erase 0x40 0x400; " \
557 "mmc write $loadaddr 0x40 0x400\0" \
558 "netdev=eth0\0" \
559 "nor_recoveryaddr=0xEC0A0000\0" \
560 "nor_ubootaddr=0xEFF80000\0" \
561 "nor_workingaddr=0xECFA0000\0" \
562 "norbootrecovery=setenv bootargs $recoverybootargs" \
563 " console=$consoledev,$baudrate $othbootargs; " \
564 "run norloadrecovery; " \
565 "bootm $kerneladdr - $dtbaddr\0" \
566 "norbootworking=setenv bootargs $workingbootargs" \
567 " console=$consoledev,$baudrate $othbootargs; " \
568 "run norloadworking; " \
569 "bootm $kerneladdr - $dtbaddr\0" \
570 "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
571 "setenv cramfsaddr $nor_recoveryaddr; " \
572 "cramfsload $dtbaddr $dtbfile; " \
573 "cramfsload $kerneladdr $kernelfile\0" \
574 "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
575 "setenv cramfsaddr $nor_workingaddr; " \
576 "cramfsload $dtbaddr $dtbfile; " \
577 "cramfsload $kerneladdr $kernelfile\0" \
578 "prog_spi_mbr=run spi__mbr\0" \
579 "prog_spi_mbrboot=run spi__mbr; run spi__boot1; run spi__boot2\0" \
580 "prog_spi_mbrbootcramfs=run spi__mbr; run spi__boot1; run spi__boot2; " \
581 "run spi__cramfs\0" \
582 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
583 " console=$consoledev,$baudrate $othbootargs; " \
584 "tftp $rootfsaddr $rootfsfile; " \
585 "tftp $loadaddr $kernelfile; " \
586 "tftp $dtbaddr $dtbfile; " \
587 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
588 "ramdisk_size=120000\0" \
589 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
590 "recoveryaddr=0x02F00000\0" \
591 "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
592 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
593 "mw.l 0xffe0f008 0x00400000\0" \
594 "rootfsaddr=0x02F00000\0" \
595 "rootfsfile=rootfs.ext2.gz.uboot\0" \
596 "rootpath=/opt/nfsroot\0" \
597 "spi__boot1=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
598 "protect off 0xeC000000 +$filesize; " \
599 "erase 0xEC000000 +$filesize; " \
600 "cp.b $loadaddr 0xEC000000 $filesize; " \
601 "cmp.b $loadaddr 0xEC000000 $filesize; " \
602 "protect on 0xeC000000 +$filesize\0" \
603 "spi__boot2=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
604 "protect off 0xeFF80000 +$filesize; " \
605 "erase 0xEFF80000 +$filesize; " \
606 "cp.b $loadaddr 0xEFF80000 $filesize; " \
607 "cmp.b $loadaddr 0xEFF80000 $filesize; " \
608 "protect on 0xeFF80000 +$filesize\0" \
609 "spi__bootd=fatload mmc $mmcpart $loadaddr $ubootd; " \
610 "sf probe 0; sf erase 0x8000 +$filesize; " \
611 "sf write $loadaddr 0x8000 $filesize\0" \
612 "spi__cramfs=fatload mmc $mmcpart $loadaddr image.cramfs; " \
613 "protect off 0xec0a0000 +$filesize; " \
614 "erase 0xeC0A0000 +$filesize; " \
615 "cp.b $loadaddr 0xeC0A0000 $filesize; " \
616 "protect on 0xec0a0000 +$filesize\0" \
617 "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
618 "sf probe 1; sf erase 0 +$filesize; " \
619 "sf write $loadaddr 0 $filesize\0" \
620 "spi__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
621 "sf probe 0; sf erase 0 +$filesize; " \
622 "sf write $loadaddr 0 $filesize\0" \
623 "tftpflash=tftpboot $loadaddr $uboot; " \
624 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
625 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
626 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
627 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
628 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
629 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
630 "ubootaddr=0x01000000\0" \
631 "ubootfile=u-boot.bin\0" \
632 "ubootd=u-boot4dongle.bin\0" \
633 "upgrade=run flashworking\0" \
634 "usb_phy_type=ulpi\0 " \
635 "workingaddr=0x02F00000\0" \
636 "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
637
638 #else
639
640 #if defined(CONFIG_UCP1020T1)
641
642 #define CONFIG_EXTRA_ENV_SETTINGS \
643 "bootcmd=run releasefpga; run norbootworking || run norbootrecovery\0" \
644 "bootfile=uImage\0" \
645 "consoledev=ttyS0\0" \
646 "cramfsfile=image.cramfs\0" \
647 "dtbaddr=0x00c00000\0" \
648 "dtbfile=image.dtb\0" \
649 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
650 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
651 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
652 "fileaddr=0x01000000\0" \
653 "filesize=0x00080000\0" \
654 "flashmbr=sf probe 0; " \
655 "tftp $loadaddr $mbr; " \
656 "sf erase $mbr_offset +$filesize; " \
657 "sf write $loadaddr $mbr_offset $filesize\0" \
658 "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
659 "protect off $nor_recoveryaddr +$filesize; " \
660 "erase $nor_recoveryaddr +$filesize; " \
661 "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
662 "protect on $nor_recoveryaddr +$filesize\0 " \
663 "flashuboot=tftp $ubootaddr $ubootfile; " \
664 "protect off $nor_ubootaddr +$filesize; " \
665 "erase $nor_ubootaddr +$filesize; " \
666 "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
667 "protect on $nor_ubootaddr +$filesize\0 " \
668 "flashworking=tftp $workingaddr $cramfsfile; " \
669 "protect off $nor_workingaddr +$filesize; " \
670 "erase $nor_workingaddr +$filesize; " \
671 "cp.b $workingaddr $nor_workingaddr $filesize; " \
672 "protect on $nor_workingaddr +$filesize\0 " \
673 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
674 "kerneladdr=0x01100000\0" \
675 "kernelfile=uImage\0" \
676 "loadaddr=0x01000000\0" \
677 "mbr=uCP1020.mbr\0" \
678 "mbr_offset=0x00000000\0" \
679 "netdev=eth0\0" \
680 "nor_recoveryaddr=0xEC0A0000\0" \
681 "nor_ubootaddr=0xEFF80000\0" \
682 "nor_workingaddr=0xECFA0000\0" \
683 "norbootrecovery=setenv bootargs $recoverybootargs" \
684 " console=$consoledev,$baudrate $othbootargs; " \
685 "run norloadrecovery; " \
686 "bootm $kerneladdr - $dtbaddr\0" \
687 "norbootworking=setenv bootargs $workingbootargs" \
688 " console=$consoledev,$baudrate $othbootargs; " \
689 "run norloadworking; " \
690 "bootm $kerneladdr - $dtbaddr\0" \
691 "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
692 "setenv cramfsaddr $nor_recoveryaddr; " \
693 "cramfsload $dtbaddr $dtbfile; " \
694 "cramfsload $kerneladdr $kernelfile\0" \
695 "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
696 "setenv cramfsaddr $nor_workingaddr; " \
697 "cramfsload $dtbaddr $dtbfile; " \
698 "cramfsload $kerneladdr $kernelfile\0" \
699 "othbootargs=quiet\0" \
700 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
701 " console=$consoledev,$baudrate $othbootargs; " \
702 "tftp $rootfsaddr $rootfsfile; " \
703 "tftp $loadaddr $kernelfile; " \
704 "tftp $dtbaddr $dtbfile; " \
705 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
706 "ramdisk_size=120000\0" \
707 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
708 "recoveryaddr=0x02F00000\0" \
709 "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
710 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
711 "mw.l 0xffe0f008 0x00400000\0" \
712 "rootfsaddr=0x02F00000\0" \
713 "rootfsfile=rootfs.ext2.gz.uboot\0" \
714 "rootpath=/opt/nfsroot\0" \
715 "silent=1\0" \
716 "tftpflash=tftpboot $loadaddr $uboot; " \
717 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
718 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
719 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
720 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
721 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
722 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
723 "ubootaddr=0x01000000\0" \
724 "ubootfile=u-boot.bin\0" \
725 "upgrade=run flashworking\0" \
726 "workingaddr=0x02F00000\0" \
727 "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
728
729 #else /* For Arcturus Modules */
730
731 #define CONFIG_EXTRA_ENV_SETTINGS \
732 "bootcmd=run norkernel\0" \
733 "bootfile=uImage\0" \
734 "consoledev=ttyS0\0" \
735 "dtbaddr=0x00c00000\0" \
736 "dtbfile=image.dtb\0" \
737 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
738 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
739 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
740 "fileaddr=0x01000000\0" \
741 "filesize=0x00080000\0" \
742 "flashmbr=sf probe 0; " \
743 "tftp $loadaddr $mbr; " \
744 "sf erase $mbr_offset +$filesize; " \
745 "sf write $loadaddr $mbr_offset $filesize\0" \
746 "flashuboot=tftp $loadaddr $ubootfile; " \
747 "protect off $nor_ubootaddr0 +$filesize; " \
748 "erase $nor_ubootaddr0 +$filesize; " \
749 "cp.b $loadaddr $nor_ubootaddr0 $filesize; " \
750 "protect on $nor_ubootaddr0 +$filesize; " \
751 "protect off $nor_ubootaddr1 +$filesize; " \
752 "erase $nor_ubootaddr1 +$filesize; " \
753 "cp.b $loadaddr $nor_ubootaddr1 $filesize; " \
754 "protect on $nor_ubootaddr1 +$filesize\0 " \
755 "format0=protect off $part0base +$part0size; " \
756 "erase $part0base +$part0size\0" \
757 "format1=protect off $part1base +$part1size; " \
758 "erase $part1base +$part1size\0" \
759 "format2=protect off $part2base +$part2size; " \
760 "erase $part2base +$part2size\0" \
761 "format3=protect off $part3base +$part3size; " \
762 "erase $part3base +$part3size\0" \
763 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
764 "kerneladdr=0x01100000\0" \
765 "kernelargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0" \
766 "kernelfile=uImage\0" \
767 "loadaddr=0x01000000\0" \
768 "mbr=uCP1020.mbr\0" \
769 "mbr_offset=0x00000000\0" \
770 "netdev=eth0\0" \
771 "nor_ubootaddr0=0xEC000000\0" \
772 "nor_ubootaddr1=0xEFF80000\0" \
773 "norkernel=setenv bootargs $kernelargs console=$consoledev,$baudrate; " \
774 "run norkernelload; " \
775 "bootm $kerneladdr - $dtbaddr\0" \
776 "norkernelload=mw.l $kerneladdr 0x0 0x00a00000; " \
777 "setenv cramfsaddr $part0base; " \
778 "cramfsload $dtbaddr $dtbfile; " \
779 "cramfsload $kerneladdr $kernelfile\0" \
780 "part0base=0xEC100000\0" \
781 "part0size=0x00700000\0" \
782 "part1base=0xEC800000\0" \
783 "part1size=0x02000000\0" \
784 "part2base=0xEE800000\0" \
785 "part2size=0x00800000\0" \
786 "part3base=0xEF000000\0" \
787 "part3size=0x00F80000\0" \
788 "partENVbase=0xEC080000\0" \
789 "partENVsize=0x00080000\0" \
790 "program0=tftp part0-000000.bin; " \
791 "protect off $part0base +$filesize; " \
792 "erase $part0base +$filesize; " \
793 "cp.b $loadaddr $part0base $filesize; " \
794 "echo Verifying...; " \
795 "cmp.b $loadaddr $part0base $filesize\0" \
796 "program1=tftp part1-000000.bin; " \
797 "protect off $part1base +$filesize; " \
798 "erase $part1base +$filesize; " \
799 "cp.b $loadaddr $part1base $filesize; " \
800 "echo Verifying...; " \
801 "cmp.b $loadaddr $part1base $filesize\0" \
802 "program2=tftp part2-000000.bin; " \
803 "protect off $part2base +$filesize; " \
804 "erase $part2base +$filesize; " \
805 "cp.b $loadaddr $part2base $filesize; " \
806 "echo Verifying...; " \
807 "cmp.b $loadaddr $part2base $filesize\0" \
808 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
809 " console=$consoledev,$baudrate $othbootargs; " \
810 "tftp $rootfsaddr $rootfsfile; " \
811 "tftp $loadaddr $kernelfile; " \
812 "tftp $dtbaddr $dtbfile; " \
813 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
814 "ramdisk_size=120000\0" \
815 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
816 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
817 "mw.l 0xffe0f008 0x00400000\0" \
818 "rootfsaddr=0x02F00000\0" \
819 "rootfsfile=rootfs.ext2.gz.uboot\0" \
820 "rootpath=/opt/nfsroot\0" \
821 "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
822 "sf probe 0; sf erase 0 +$filesize; " \
823 "sf write $loadaddr 0 $filesize\0" \
824 "spi__boot=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
825 "protect off 0xeC000000 +$filesize; " \
826 "erase 0xEC000000 +$filesize; " \
827 "cp.b $loadaddr 0xEC000000 $filesize; " \
828 "cmp.b $loadaddr 0xEC000000 $filesize; " \
829 "protect on 0xeC000000 +$filesize\0" \
830 "tftpflash=tftpboot $loadaddr $uboot; " \
831 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
832 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
833 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
834 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
835 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
836 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
837 "ubootfile=u-boot.bin\0" \
838 "upgrade=run flashuboot\0" \
839 "usb_phy_type=ulpi\0 " \
840 "boot_nfs= " \
841 "setenv bootargs root=/dev/nfs rw " \
842 "nfsroot=$serverip:$rootpath " \
843 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
844 "console=$consoledev,$baudrate $othbootargs;" \
845 "tftp $loadaddr $bootfile;" \
846 "tftp $fdtaddr $fdtfile;" \
847 "bootm $loadaddr - $fdtaddr\0" \
848 "boot_hd = " \
849 "setenv bootargs root=/dev/$bdev rw rootdelay=30 " \
850 "console=$consoledev,$baudrate $othbootargs;" \
851 "usb start;" \
852 "ext2load usb 0:1 $loadaddr /boot/$bootfile;" \
853 "ext2load usb 0:1 $fdtaddr /boot/$fdtfile;" \
854 "bootm $loadaddr - $fdtaddr\0" \
855 "boot_usb_fat = " \
856 "setenv bootargs root=/dev/ram rw " \
857 "console=$consoledev,$baudrate $othbootargs " \
858 "ramdisk_size=$ramdisk_size;" \
859 "usb start;" \
860 "fatload usb 0:2 $loadaddr $bootfile;" \
861 "fatload usb 0:2 $fdtaddr $fdtfile;" \
862 "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \
863 "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
864 "boot_usb_ext2 = " \
865 "setenv bootargs root=/dev/ram rw " \
866 "console=$consoledev,$baudrate $othbootargs " \
867 "ramdisk_size=$ramdisk_size;" \
868 "usb start;" \
869 "ext2load usb 0:4 $loadaddr $bootfile;" \
870 "ext2load usb 0:4 $fdtaddr $fdtfile;" \
871 "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \
872 "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
873 "boot_nor = " \
874 "setenv bootargs root=/dev/$jffs2nor rw " \
875 "console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;" \
876 "bootm $norbootaddr - $norfdtaddr\0 " \
877 "boot_ram = " \
878 "setenv bootargs root=/dev/ram rw " \
879 "console=$consoledev,$baudrate $othbootargs " \
880 "ramdisk_size=$ramdisk_size;" \
881 "tftp $ramdiskaddr $ramdiskfile;" \
882 "tftp $loadaddr $bootfile;" \
883 "tftp $fdtaddr $fdtfile;" \
884 "bootm $loadaddr $ramdiskaddr $fdtaddr\0"
885
886 #endif
887 #endif
888
889 #endif /* __CONFIG_H */
"Das U-Boot" Source Tree