]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bfd: xtensa: fix PR ld/25630
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
de48783e
NC		 12020-03-04 Nelson Chu <nelson.chu@sifive.com>
2
dee35d02
NC		 3 * config/tc-riscv.c (percent_op_utype): Support the modifier
4 %got_pcrel_hi.
5 * doc/c-riscv.texi: Add documentation.
6 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
7 modifier %got_pcrel_hi.
8 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
9 * testsuite/gas/riscv/relax-reloc.d: Likewise.
10 * testsuite/gas/riscv/relax-reloc.s: Likewise.
11
de48783e
NC		 12 * doc/c-riscv.texi (relocation modifiers): Add documentation.
13 (RISC-V-Formats): Update the section name from "Instruction Formats"
14 to "RISC-V Instruction Formats".
15
749479c8
AO		 162020-03-04 Alexandre Oliva <oliva@adacore.com>
17
18 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
19 detected in a section which does not have at least 4 byte
20 alignment.
21 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
22 * testsuite/gas/arm/ldr-t.s: Likewise.
23 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
24 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
25 disassembly, ignoring any NOPs that may have been inserted because
26 of section alignment.
27 * testsuite/gas/arm/ldr-t.d: Likewise.
28
a847e322
JB		 292020-03-04 Jan Beulich <jbeulich@suse.com>
30
31 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
32 * doc/c-i386.texi: Mention sev_es.
33 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
34 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
35 expectations.
36 * testsuite/gas/i386/arch-13-znver1.d,
37 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
38
3cd7f3e3
L		 392020-03-03 H.J. Lu <hongjiu.lu@intel.com>
40
41 * config/tc-i386.c (match_template): Replace ignoresize and
42 defaultsize with mnemonicsize.
43 (process_suffix): Likewise.
44
b8ba1385
SB		 452020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
46
47 PR 25627
48 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
49 instruction LD IY,(HL).
50 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
51 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
52 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
53 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
54
10d97a0f
L		 552020-03-03 H.J. Lu <hongjiu.lu@intel.com>
56
57 PR gas/25622
58 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
59 x86-64-default-suffix-avx.
60 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
61 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
62 * testsuite/gas/i386/noreg64.d: Updated.
63 * testsuite/gas/i386/noreg64.l: Likewise.
64 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
65 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
66 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
67
8326546e
SB		 682020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
69
70 PR 25604
71 * config/tc-z80.c (contains_register): Prevent an illegal memory
72 access when checking an expression for a register name.
73
e3e896e6
AM		 742020-03-03 Alan Modra <amodra@gmail.com>
75
76 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
77 support.
78
a4dd6c97
AM		 792020-03-02 Alan Modra <amodra@gmail.com>
80
81 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
82 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
83 and .sbss sections.
84 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
85 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
86 (s3_s_score_lcomm): Likewise.
87 * config/tc-score7.c: Similarly.
88 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
89
dec7b24b
YS		 902020-02-28 YunQiang Su <syq@debian.org>
91
92 PR gas/25539
93 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
94 to handle multi-labels.
95 (has_label_name): New.
96
cceb53b8
MM		 972020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
98
99 * config/tc-arm.c (enum pred_instruction_type): Remove
100 NEUTRAL_IT_NO_VPT_INSN predication type.
101 (cxn_handle_predication): Modify to require condition suffixes.
102 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
103 * testsuite/gas/arm/cde-scalar.s: Update test.
104 * testsuite/gas/arm/cde-warnings.l: Update test.
105 * testsuite/gas/arm/cde-warnings.s: Update test.
106
da3ec71f
AM		 1072020-02-26 Alan Modra <amodra@gmail.com>
108
109 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
110 N_() on empty string.
111
42135cad
AM		 1122020-02-26 Alan Modra <amodra@gmail.com>
113
114 * read.c (read_a_source_file): Call strncpy with length one
115 less than size of original_case_string.
116
dc1e8a47
AM		 1172020-02-26 Alan Modra <amodra@gmail.com>
118
119 * config/obj-elf.c: Indent labels correctly.
120 * config/obj-macho.c: Likewise.
121 * config/tc-aarch64.c: Likewise.
122 * config/tc-alpha.c: Likewise.
123 * config/tc-arm.c: Likewise.
124 * config/tc-cr16.c: Likewise.
125 * config/tc-crx.c: Likewise.
126 * config/tc-frv.c: Likewise.
127 * config/tc-i386-intel.c: Likewise.
128 * config/tc-i386.c: Likewise.
129 * config/tc-ia64.c: Likewise.
130 * config/tc-mn10200.c: Likewise.
131 * config/tc-mn10300.c: Likewise.
132 * config/tc-nds32.c: Likewise.
133 * config/tc-riscv.c: Likewise.
134 * config/tc-s12z.c: Likewise.
135 * config/tc-xtensa.c: Likewise.
136 * config/tc-z80.c: Likewise.
137 * read.c: Likewise.
138 * symbols.c: Likewise.
139 * write.c: Likewise.
140
bd0cf5a6
NC		 1412020-02-20 Nelson Chu <nelson.chu@sifive.com>
142
54b2aec1
NC		 143 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
144 we are assembling instruction with CSR. Call riscv_csr_read_only_check
145 after parsing all arguments.
146 (enum csr_insn_type): New enum is used to classify the CSR instruction.
147 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
148 are used to check if we write a read-only CSR by the CSR instruction.
149 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
150 all CSR for the read-only CSR checking.
151 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
152 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
153 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
154 all CSR instructions for the read-only CSR checking.
155 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
156 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
157
2ca89224
NC		 158 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
159 (riscv_opts): Initialize it.
160 (reg_lookup_internal): Check the `riscv_opts.csr_check`
161 before doing the CSR checking.
162 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
163 (md_longopts): Add mcsr-check and mno-csr-check.
164 (md_parse_option): Handle new enum option values.
165 (s_riscv_option): Handle new long options.
166 * doc/c-riscv.texi: Add description for the new .option and assembler
167 options.
168 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
169 the CSR checking.
170 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
171
bd0cf5a6
NC		 172 * config/tc-riscv.c (csr_extra_hash): New.
173 (enum riscv_csr_class): New enum. Used to decide
174 whether or not this CSR is legal in the current ISA string.
175 (struct riscv_csr_extra): New structure to hold all extra information
176 of CSR.
177 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
178 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
179 Call hash_reg_name to insert CSR address into reg_names_hash.
180 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
181 Decide whether the CSR is valid according to the csr_extra_hash.
182 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
183 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
184 not a boolean. This is same as riscv_init_csr_hash, so keep the
185 consistent usage.
186 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
187 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
188 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
189 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
190 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
191 f-ext CSR are not allowed.
192 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
193 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
194 source file is `priv-reg.s`, and the ISA is rv64if, so the
195 rv32-only CSR are not allowed.
196 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
197
10a95fcc
AM		 1982020-02-21 Alan Modra <amodra@gmail.com>
199
200 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
201 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
202
dda2980f
AM		 2032020-02-21 Alan Modra <amodra@gmail.com>
204
205 PR 25569
206 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
207 on section size adjustment, instead perform another write if
208 exec header size is larger than section size.
209
bd3380bc
NC		 2102020-02-19 Nelson Chu <nelson.chu@sifive.com>
211
212 * doc/c-riscv.texi: Add the doc entries for -march-attr/
213 -mno-arch-attr command line options.
214
fa164239
JW		 2152020-02-19 Nelson Chu <nelson.chu@sifive.com>
216
217 * testsuite/gas/riscv/c-add-addi.d: New testcase.
218 * testsuite/gas/riscv/c-add-addi.s: Likewise.
219
fcaaac0a
SB		 2202020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
221
222 PR 25576
223 * config/tc-z80.c (md_parse_option): Do not use an underscore
224 prefix for local labels in SDCC compatability mode.
225 (z80_start_line_hook): Remove SDCC dollar label support.
226 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
227 * testsuite/gas/z80/sdcc.s: Likewise.
228
2292020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
230
231 PR 25517
232 * config/tc-z80.c: Add -march option.
233 * doc/as.texi: Update Z80 documentation.
234 * doc/c-z80.texi: Likewise.
235 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
236 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
237 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
238 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
239 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
240 * testsuite/gas/z80/gbz80_all.d: Likewise.
241 * testsuite/gas/z80/r800_extra.d: Likewise.
242 * testsuite/gas/z80/r800_ii8.d: Likewise.
243 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
244 * testsuite/gas/z80/sdcc.d: Likewise.
245 * testsuite/gas/z80/z180.d: Likewise.
246 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
247 * testsuite/gas/z80/z80_doc.d: Likewise.
248 * testsuite/gas/z80/z80_ii8.d: Likewise.
249 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
250 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
251 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
252 * testsuite/gas/z80/z80_sli.d: Likewise.
253 * testsuite/gas/z80/z80n_all.d: Likewise.
254 * testsuite/gas/z80/z80n_reloc.d: Likewise.
255
a7e12755
L		 2562020-02-19 H.J. Lu <hongjiu.lu@intel.com>
257
258 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
259 with GNU_PROPERTY_X86_FEATURE_2_MMX.
260 * testsuite/gas/i386/i386.exp: Run property-3 and
261 x86-64-property-3.
262 * testsuite/gas/i386/property-3.d: New file.
263 * testsuite/gas/i386/property-3.s: Likewise.
264 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
265
272a84b1
L		 2662020-02-17 H.J. Lu <hongjiu.lu@intel.com>
267
268 * config/tc-i386.c (cpu_arch): Add .popcnt.
269 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
270 Add a tab before @samp{.sse4a}.
271
c8f8eebc
JB		 2722020-02-17 Jan Beulich <jbeulich@suse.com>
273
274 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
275 for AddrPrefixOpReg templates. Combine the two pieces of
276 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
277 mode.
278
eedb0f2c
JB		 2792020-02-17 Jan Beulich <jbeulich@suse.com>
280
281 PR gas/14439
282 * config/tc-i386.c (md_assemble): Also suppress operand
283 swapping for MONITOR{,X} and MWAIT{,X}.
284 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
285 Add Intel syntax monitor/mwait tests.
286 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
287 Adjust expectations.
288 *testsuite/gas/i386/sse3-intel.d,
289 testsuite/gas/i386/x86-64-sse3-intel.d: New.
290 * testsuite/gas/i386/i386.exp: Run new tests.
291
b9915cbc
JB		 2922020-02-17 Jan Beulich <jbeulich@suse.com>
293
294 PR gas/6518
295 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
296 [XYZ]MMWord memory operand ambiguity recognition logic (largely
297 re-indentation).
298 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
299 cases.
300 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
301 * testsuite/gas/i386/avx512dq-inval.l,
302 testsuite/gas/i386/inval-avx.l,
303 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
304 * testsuite/gas/i386/avx512vl-ambig.s,
305 testsuite/gas/i386/avx512vl-ambig.l: New.
306 * testsuite/gas/i386/i386.exp: Run new test.
307
af5c13b0
L		 3082020-02-16 H.J. Lu <hongjiu.lu@intel.com>
309
310 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
311 nosse4.
312 * doc/c-i386.texi: Document sse4a and nosse4a.
313
07d98387
L		 3142020-02-14 H.J. Lu <hongjiu.lu@intel.com>
315
316 * doc/c-i386.texi: Remove the old movsx and movzx documentation
317 for AT&T syntax.
318
65fca059
JB		 3192020-02-14 Jan Beulich <jbeulich@suse.com>
320
321 PR gas/25438
322 * config/tc-i386.c (md_assemble): Move movsx/movzx special
323 casing ...
324 (process_suffix): ... here. Consider just the first operand
325 initially.
326 (check_long_reg): Drop opcode 0x63 special case again.
327 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
328 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
329 Move ambiguous operand size tests ...
330 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
331 testsuite/gas/i386/noreg64.s: ... here.
332 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
333 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
334 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
335 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
336 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
337 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
338 testsuite/gas/i386/x86-64-movsxd.d,
339 testsuite/gas/i386/x86-64-movsxd-intel.d,
340 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
341 Adjust expectations.
342 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
343 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
344 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
345 * testsuite/gas/i386/i386.exp: Run new tests.
346
b6773884
JB		 3472020-02-14 Jan Beulich <jbeulich@suse.com>
348
349 * config/tc-i386.c (process_operands): Also skip segment
350 override prefix emission if it matches an already present one.
351 * testsuite/gas/i386/prefix32.s: Add double segment override
352 cases.
353 * testsuite/gas/i386/prefix32.l: Adjust expectations.
354
92334ad2
JB		 3552020-02-14 Jan Beulich <jbeulich@suse.com>
356
357 * config/tc-i386.c (process_operands): Drop ineffectual segment
358 overrides when optimizing.
359 * testsuite/gas/i386/lea-optimize.d: New.
360 * testsuite/gas/i386/i386.exp: Run new test.
361
3622020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB		 363
364 * config/tc-i386.c (process_operands): Also check insn prefix
365 for ineffectual segment override warning. Don't cover possible
366 VEX/EVEX encoded insns there.
367 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
368 testsuite/gas/i386/lea.e: New.
369 * testsuite/gas/i386/i386.exp: Run new test.
370
0e6724de
L		 3712020-02-14 H.J. Lu <hongjiu.lu@intel.com>
372
373 PR gas/25438
374 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
375 syntax.
376
292676c1
L		 3772020-02-13 Fangrui Song <maskray@google.com>
378 H.J. Lu <hongjiu.lu@intel.com>
379
380 PR gas/25551
381 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
382 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
383 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
384 * testsuite/gas/i386/relax-5.d: New file.
385 * testsuite/gas/i386/relax-5.s: Likewise.
386 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
387 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
388
7deea9aa
JB		 3892020-02-13 Jan Beulich <jbeulich@suse.com>
390
391 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
392 "nosse4" entry.
393
6c0946d0
JB		 3942020-02-12 Jan Beulich <jbeulich@suse.com>
395
396 * config/tc-i386.c (avx512): New (at file scope), moved from
397 (check_VecOperands): ... here.
398 (process_suffix): Add [XYZ]MMword operand size handling.
399 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
400 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
401 tests.
402 * testsuite/gas/i386/avx512dq-inval.l,
403 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
404
5990e377
JB		 4052020-02-12 Jan Beulich <jbeulich@suse.com>
406
407 PR gas/24546
408 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
409 code only.
410 * config/tc-i386-intel.c (i386_intel_operand): Also handle
411 CALL/JMP in O_tbyte_ptr case.
412 * doc/c-i386.texi: Mention far call and full pointer load ISA
413 differences.
414 * testsuite/gas/i386/x86-64-branch-3.s,
415 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
416 * testsuite/gas/i386/x86-64-branch-3.d,
417 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
418 * testsuite/gas/i386/x86-64-branch-5.l,
419 testsuite/gas/i386/x86-64-branch-5.s: New.
420 * testsuite/gas/i386/i386.exp: Run new test.
421
9706160a
JB		 4222020-02-12 Jan Beulich <jbeulich@suse.com>
423
424 PR gas/25438
425 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
426 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
427 64-bit-only warning.
428 (check_word_reg): Consistently error on mismatching register
429 size and suffix.
430 * testsuite/gas/i386/general.s: Replace dword GPR with word one
431 for movw. Replace suffix / GPR for orb.
432 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
433 byte GPRs as well as ones for inb/outb with a word accumulator.
434 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
435 testsuite/gas/i386/inval.l: Adjust expectations.
436
5de4d9ef
JB		 4372020-02-12 Jan Beulich <jbeulich@suse.com>
438
439 * config/tc-i386.c (operand_type_register_match): Also fall
440 through initial two if()-s when the template allows for a GPR
441 operand. Adjust comment.
442
50128d0c
JB		 4432020-02-11 Jan Beulich <jbeulich@suse.com>
444
445 (struct _i386_insn): New field "short_form".
446 (optimize_encoding): Drop setting of shortform field.
447 (process_suffix): Set i.short_form. Replace shortform use.
448 (process_operands): Replace shortform use.
449
1ed818b4
MM		 4502020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
451
452 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
453 loop initial declaration.
454
5aae9ae9
MM		 4552020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
456
457 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
458 instructions that can have 5 arguments.
459 (enum operand_parse_code): Add new operands.
460 (parse_operands): Account for new operands.
461 (S5): New macro.
462 (enum neon_shape_el): Introduce P suffixes for coprocessor.
463 (neon_select_shape): Account for P suffix.
464 (LOW1): Move macro to global position.
465 (HI4): Move macro to global position.
466 (vcx_assign_vec_d): New.
467 (vcx_assign_vec_m): New.
468 (vcx_assign_vec_n): New.
469 (enum vcx_reg_type): New.
470 (vcx_get_reg_type): New.
471 (vcx_size_pos): New.
472 (vcx_vec_pos): New.
473 (vcx_handle_shape): New.
474 (vcx_ensure_register_in_range): New.
475 (vcx_handle_register_arguments): New.
476 (vcx_handle_insn_block): New.
477 (vcx_handle_common_checks): New.
478 (do_vcx1): New.
479 (do_vcx2): New.
480 (do_vcx3): New.
481 * testsuite/gas/arm/cde-missing-fp.d: New test.
482 * testsuite/gas/arm/cde-missing-fp.l: New test.
483 * testsuite/gas/arm/cde-missing-mve.d: New test.
484 * testsuite/gas/arm/cde-missing-mve.l: New test.
485 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
486 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
487 * testsuite/gas/arm/cde-mve.s: New test.
488 * testsuite/gas/arm/cde-warnings.l:
489 * testsuite/gas/arm/cde-warnings.s:
490 * testsuite/gas/arm/cde.d:
491 * testsuite/gas/arm/cde.s:
492
4934a27c
MM		 4932020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
494 Matthew Malcomson <matthew.malcomson@arm.com>
495
496 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
497 CDE coprocessor that can be enabled.
498 (enum pred_instruction_type): New pred type.
499 (BAD_NO_VPT): New error message.
500 (BAD_CDE): New error message.
501 (BAD_CDE_COPROC): New error message.
502 (enum operand_parse_code): Add new immediate operands.
503 (parse_operands): Account for new immediate operands.
504 (check_cde_operand): New.
505 (cde_coproc_enabled): New.
506 (cde_coproc_pos): New.
507 (cde_handle_coproc): New.
508 (cxn_handle_predication): New.
509 (do_custom_instruction_1): New.
510 (do_custom_instruction_2): New.
511 (do_custom_instruction_3): New.
512 (do_cx1): New.
513 (do_cx1a): New.
514 (do_cx1d): New.
515 (do_cx1da): New.
516 (do_cx2): New.
517 (do_cx2a): New.
518 (do_cx2d): New.
519 (do_cx2da): New.
520 (do_cx3): New.
521 (do_cx3a): New.
522 (do_cx3d): New.
523 (do_cx3da): New.
524 (handle_pred_state): Define new IT block behaviour.
525 (insns): Add newn CX*{,d}{,a} instructions.
526 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
527 Define new cdecp extension strings.
528 * doc/c-arm.texi: Document new cdecp extension arguments.
529 * testsuite/gas/arm/cde-scalar.d: New test.
530 * testsuite/gas/arm/cde-scalar.s: New test.
531 * testsuite/gas/arm/cde-warnings.d: New test.
532 * testsuite/gas/arm/cde-warnings.l: New test.
533 * testsuite/gas/arm/cde-warnings.s: New test.
534 * testsuite/gas/arm/cde.d: New test.
535 * testsuite/gas/arm/cde.s: New test.
536
4b5aaf5f
L		 5372020-02-10 H.J. Lu <hongjiu.lu@intel.com>
538
539 PR gas/25516
540 * config/tc-i386.c (intel64): Renamed to ...
541 (isa64): This.
542 (match_template): Accept Intel64 only instruction by default.
543 (i386_displacement): Updated.
544 (md_parse_option): Updated.
545 * c-i386.texi: Update -mamd64/-mintel64 documentation.
546 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
547 -mamd64 to x86-64-sysenter-amd.
548 * testsuite/gas/i386/x86-64-sysenter.d: New file.
549
33176d91
AM		 5502020-02-10 Alan Modra <amodra@gmail.com>
551
552 * config/obj-elf.c (obj_elf_change_section): Error for section
553 type, attr or entsize changes in assembly.
554 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
555 * testsuite/gas/elf/section5.l: Update.
556
82194874
AM		 5572020-02-10 Alan Modra <amodra@gmail.com>
558
559 * output-file.c (output_file_close): Do a normal close when
560 flag_always_generate_output.
561 * write.c (write_object_file): Don't stop output when
562 flag_always_generate_output.
563
9fc0b501
SB		 5642020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
565
566 PR 25469
567 * config/tc-z80.c: Add -gbz80 command line option to generate code
568 for the GameBoy Z80. Add support for generating DWARF.
569 * config/tc-z80.h: Add support for DWARF debug information
570 generation.
571 * doc/c-z80.texi: Document new command line option.
572 * testsuite/gas/z80/gbz80_all.d: New file.
573 * testsuite/gas/z80/gbz80_all.s: New file.
574 * testsuite/gas/z80/z80.exp: Run the new tests.
575 * testsuite/gas/z80/z80n_all.d: New file.
576 * testsuite/gas/z80/z80n_all.s: New file.
577 * testsuite/gas/z80/z80n_reloc.d: New file.
578
b7d07216
L		 5792020-02-06 H.J. Lu <hongjiu.lu@intel.com>
580
581 PR gas/25381
582 * config/obj-elf.c (get_section): Also check
583 linked_to_symbol_name.
584 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
585 (obj_elf_parse_section_letters): Handle the 'o' flag.
586 (build_group_lists): Renamed to ...
587 (build_additional_section_info): This. Set elf_linked_to_section
588 from map_head.linked_to_symbol_name.
589 (elf_adjust_symtab): Updated.
590 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
591 * doc/as.texi: Document the 'o' flag.
592 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
593 * testsuite/gas/elf/section18.d: New file.
594 * testsuite/gas/elf/section18.s: Likewise.
595 * testsuite/gas/elf/section19.d: Likewise.
596 * testsuite/gas/elf/section19.s: Likewise.
597 * testsuite/gas/elf/section20.d: Likewise.
598 * testsuite/gas/elf/section20.s: Likewise.
599 * testsuite/gas/elf/section21.d: Likewise.
600 * testsuite/gas/elf/section21.l: Likewise.
601 * testsuite/gas/elf/section21.s: Likewise.
602
5eb617a7
L		 6032020-02-06 H.J. Lu <hongjiu.lu@intel.com>
604
605 * NEWS: Mention x86 assembler options to align branches for
606 binutils 2.34.
607
986ac314
L		 6082020-02-06 H.J. Lu <hongjiu.lu@intel.com>
609
610 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
611 only for ELF targets.
612 * testsuite/gas/i386/unique.d: Don't xfail.
613 * testsuite/gas/i386/x86-64-unique.d: Likewise.
614
19234a6d
AM		 6152020-02-06 Alan Modra <amodra@gmail.com>
616
617 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
618 * testsuite/gas/i386/x86-64-unique.d: Likewise.
619
02e0be69
AM		 6202020-02-06 Alan Modra <amodra@gmail.com>
621
622 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
623 xfail, and rename test.
624 * testsuite/gas/elf/section12b.d: Likewise.
625 * testsuite/gas/elf/section16a.d: Likewise.
626 * testsuite/gas/elf/section16b.d: Likewise.
627
a8c4d40b
L		 6282020-02-02 H.J. Lu <hongjiu.lu@intel.com>
629
630 PR gas/25380
631 * config/obj-elf.c (section_match): Removed.
632 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
633 section_id.
634 (obj_elf_change_section): Replace info and group_name arguments
635 with match_p. Also update the section ID and flags from match_p.
636 (obj_elf_section): Handle "unique,N". Update call to
637 obj_elf_change_section.
638 * config/obj-elf.h (elf_section_match): New.
639 (obj_elf_change_section): Updated.
640 * config/tc-arm.c (start_unwind_section): Update call to
641 obj_elf_change_section.
642 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
643 * config/tc-microblaze.c (microblaze_s_data): Likewise.
644 (microblaze_s_sdata): Likewise.
645 (microblaze_s_rdata): Likewise.
646 (microblaze_s_bss): Likewise.
647 * config/tc-mips.c (s_change_section): Likewise.
648 * config/tc-msp430.c (msp430_profiler): Likewise.
649 * config/tc-rx.c (parse_rx_section): Likewise.
650 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
651 * doc/as.texi: Document "unique,N" in .section directive.
652 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
653 * testsuite/gas/elf/section15.d: New file.
654 * testsuite/gas/elf/section15.s: Likewise.
655 * testsuite/gas/elf/section16.s: Likewise.
656 * testsuite/gas/elf/section16a.d: Likewise.
657 * testsuite/gas/elf/section16b.d: Likewise.
658 * testsuite/gas/elf/section17.d: Likewise.
659 * testsuite/gas/elf/section17.l: Likewise.
660 * testsuite/gas/elf/section17.s: Likewise.
661 * testsuite/gas/i386/unique.d: Likewise.
662 * testsuite/gas/i386/unique.s: Likewise.
663 * testsuite/gas/i386/x86-64-unique.d: Likewise.
664 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
665
575d37ae
L		 6662020-02-02 H.J. Lu <hongjiu.lu@intel.com>
667
668 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
669
2384096c
G		 6702020-02-01 Anthony Green <green@moxielogic.com>
671
672 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
673
95441c43
SL		 6742020-01-31 Sandra Loosemore <sandra@codesourcery.com>
675
676 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
677 %tls_ldo.
678
d465d695
AV		 6792020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
680
681 PR gas/25472
682 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
683 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
684 +mve.
685 * testsuite/gas/arm/mve_dsp.d: New test.
686
d26cc8a9
NC		 6872020-01-31 Nick Clifton <nickc@redhat.com>
688
689 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
690 rather than BFD_RELOC_NONE.
691
90e9955a
SP		 6922020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
693
694 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
695 to support VLDMIA instruction for MVE.
696 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
697 instruction for MVE.
698 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
699 instruction for MVE.
700 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
701 instruction for MVE.
702 * testsuite/gas/arm/mve-ldst.d: New test.
703 * testsuite/gas/arm/mve-ldst.s: Likewise.
704
53943f32
NC		 7052020-01-31 Nick Clifton <nickc@redhat.com>
706
707 * po/fr.po: Updated French translation.
708 * po/ru.po: Updated Russian translation.
709
c3036ed0
RS		 7102020-01-31 Richard Sandiford <richard.sandiford@arm.com>
711
712 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
713 .s for the movprfx.
714 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
715 * testsuite/gas/aarch64/sve-movprfx_28.d,
716 * testsuite/gas/aarch64/sve-movprfx_28.l,
717 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
718
2ae4c703
JB		 7192020-01-30 Jan Beulich <jbeulich@suse.com>
720
721 * config/tc-i386.c (output_disp): Tighten base_opcode check.
722 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
723 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
724 Adjust expectations.
725
bd434cc4
JM		 7262020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
727
728 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
729 * testsuite/gas/bpf/alu-be.d: Likewise.
730 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
731 * testsuite/gas/bpf/alu32-be.d: Likewise.
732
aeab2b26
JB		 7332020-01-30 Jan Beulich <jbeulich@suse.com>
734
735 * testsuite/gas/i386/x86-64-branch-2.s,
736 testsuite/gas/i386/x86-64-branch-4.s,
737 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
738 * testsuite/gas/i386/ilp32/x86-64-branch.d,
739 testsuite/gas/i386/x86-64-branch-2.d,
740 testsuite/gas/i386/x86-64-branch-4.l,
741 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
742
873494c8
JB		 7432020-01-30 Jan Beulich <jbeulich@suse.com>
744
745 * config/tc-i386.c (process_suffix): .
746 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
747 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
748 Add LRETQ case.
749 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
750 suffix.
751 testsuite/gas/i386/x86_64.s: Add RETF cases.
752 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
753 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
754 testsuite/gas/i386/x86-64-opcode.d,
755 testsuite/gas/i386/x86-64-suffix-intel.d,
756 testsuite/gas/i386/x86-64-suffix.d,
757 testsuite/gas/i386/x86_64-intel.d
758 testsuite/gas/i386/x86_64.d: Adjust expectations.
759 * testsuite/gas/i386/x86-64-suffix.e,
760 testsuite/gas/i386/x86_64.e: New.
761
62b3f548
JB		 7622020-01-30 Jan Beulich <jbeulich@suse.com>
763
764 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
765 special case.
766
bc31405e
L		 7672020-01-27 H.J. Lu <hongjiu.lu@intel.com>
768
769 PR binutils/25445
770 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
771 movsxd.
772 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
773 differences. Document movslq and movsxd.
774 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
775 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
776 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
777 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
778 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
779 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
780 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
781 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
782 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
783 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
784 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
785
e3696f67
AM		 7862020-01-27 Alan Modra <amodra@gmail.com>
787
788 * testsuite/gas/all/gas.exp: Replace case statements with switch
789 statements.
790 * testsuite/gas/elf/elf.exp: Likewise.
791 * testsuite/gas/macros/macros.exp: Likewise.
792 * testsuite/lib/gas-defs.exp: Likewise.
793
7568c93b
TC		 7942020-01-27 Tamar Christina <tamar.christina@arm.com>
795
796 PR 25403
797 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
798 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
799
403d1bd9
JW		 8002020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
801
802 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
803 s exts must be known, so rename *ok* to *fail*.
804 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
805 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
806 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
807 above change.
808 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
809 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
810
be4c5e58
L		 8112020-01-22 H.J. Lu <hongjiu.lu@intel.com>
812
813 PR gas/25438
814 * config/tc-i386.c (check_long_reg): Always disallow double word
815 suffix in mnemonic with word general register.
816 * testsuite/gas/i386/general.s: Replace word general register
817 with double word general register for movl.
818 * testsuite/gas/i386/inval.s: Add tests for movl with word general
819 register.
820 * testsuite/gas/i386/general.l: Updated.
821 * testsuite/gas/i386/inval.l: Likewise.
822
9e7028aa
AM		 8232020-01-22 Alan Modra <amodra@gmail.com>
824
825 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
826 __tls_get_addr_desc and __tls_get_addr_opt.
827
e3ed17f3
JB		 8282020-01-21 Jan Beulich <jbeulich@suse.com>
829
830 * testsuite/gas/i386/inval-crc32.s,
831 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
832 * testsuite/gas/i386/inval-crc32.l,
833 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
834
1a035124
JB		 8352020-01-21 Jan Beulich <jbeulich@suse.com>
836
837 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
838 generic code path. Deal with No_lSuf being set in a template.
839 * testsuite/gas/i386/inval-crc32.l,
840 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
841 instead of error(s) when operand size is ambiguous.
842 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
843 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
844 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
845 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
846 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
847 Adjust expectations.
848
c006a730
JB		 8492020-01-21 Jan Beulich <jbeulich@suse.com>
850
851 * config/tc-i386.c (process_suffix): Drop SYSRET special case
852 and an intel_syntax check. Re-write lack-of-suffix processing
853 logic.
854 * doc/c-i386.texi: Document operand size defaults for suffix-
855 less AT&T syntax insns.
856 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
857 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
858 testsuite/gas/i386/x86-64-avx-scalar.s,
859 testsuite/gas/i386/x86-64-avx.s,
860 testsuite/gas/i386/x86-64-bundle.s,
861 testsuite/gas/i386/x86-64-intel64.s,
862 testsuite/gas/i386/x86-64-lock-1.s,
863 testsuite/gas/i386/x86-64-opcode.s,
864 testsuite/gas/i386/x86-64-sse2avx.s,
865 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
866 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
867 testsuite/gas/i386/x86-64-nops.s,
868 testsuite/gas/i386/x86-64-ptwrite.s,
869 testsuite/gas/i386/x86-64-simd.s,
870 testsuite/gas/i386/x86-64-sse-noavx.s,
871 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
872 insns.
873 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
874 testsuite/gas/i386/noreg64.s: Add further tests.
875 * testsuite/gas/i386/ilp32/x86-64-nops.d,
876 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
877 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
878 testsuite/gas/i386/sse-noavx.d,
879 testsuite/gas/i386/x86-64-intel64.d,
880 testsuite/gas/i386/x86-64-nops.d,
881 testsuite/gas/i386/x86-64-opcode.d,
882 testsuite/gas/i386/x86-64-ptwrite-intel.d,
883 testsuite/gas/i386/x86-64-ptwrite.d,
884 testsuite/gas/i386/x86-64-simd-intel.d,
885 testsuite/gas/i386/x86-64-simd-suffix.d,
886 testsuite/gas/i386/x86-64-simd.d,
887 testsuite/gas/i386/x86-64-sse-noavx.d
888 testsuite/gas/i386/x86-64-suffix.d,
889 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
890 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
891 testsuite/gas/i386/noreg64.l: New.
892 * testsuite/gas/i386/i386.exp: Run new tests.
893
c906a69a
JB		 8942020-01-21 Jan Beulich <jbeulich@suse.com>
895
896 * testsuite/gas/i386/avx512_bf16_vl.s,
897 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
898 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
899 broadcast forms of VCVTNEPS2BF16.
900 * testsuite/gas/i386/avx512_bf16_vl.d,
901 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
902
26916852
NC		 9032020-01-20 Nick Clifton <nickc@redhat.com>
904
905 * po/uk.po: Updated Ukranian translation.
906
14470f07
L		 9072020-01-20 H.J. Lu <hongjiu.lu@intel.com>
908
909 PR ld/25416
910 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
911 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
912 x32 object.
913 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
914 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
915 R_X86_64_GOTPC32_TLSDESC relocation.
916
1b1bb2c6
NC		 9172020-01-18 Nick Clifton <nickc@redhat.com>
918
919 * configure: Regenerate.
920 * po/gas.pot: Regenerate.
921
ae774686
NC		 9222020-01-18 Nick Clifton <nickc@redhat.com>
923
924 Binutils 2.34 branch created.
925
42e04b36
L		 9262020-01-17 H.J. Lu <hongjiu.lu@intel.com>
927
928 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
929 with vex_encoding_vex.
930 (parse_insn): Likewise.
931 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
932 and {vex3} documentation.
933 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
934 {vex}.
935 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
936
2da2eaf4
AV		 9372020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
938
939 PR 25376
940 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
941 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
942 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
943 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
944 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
945 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
946
45a4bb20
JB		 9472020-01-16 Jan Beulich <jbeulich@suse.com>
948
949 * config/tc-i386.c (match_template): Drop found_cpu_match local
950 variable.
951
4814632e
JB		 9522020-01-16 Jan Beulich <jbeulich@suse.com>
953
954 * testsuite/gas/i386/avx512dq-inval.l,
955 testsuite/gas/i386/avx512dq-inval.s: New.
956 * testsuite/gas/i386/i386.exp: Run new test.
957
131cb553
JL		 9582020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
959
960 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
961 relocations when the target is 430X, except when extracting part of an
962 expression.
963 (msp430_srcoperand): Adjust comment.
964 Initialize the expp member of the msp430_operand_s struct as
965 appropriate.
966 (msp430_dstoperand): Likewise.
967 * testsuite/gas/msp430/msp430.exp: Run new test.
968 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
969 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
970
c24d0e8d
AM		 9712020-01-15 Alan Modra <amodra@gmail.com>
972
973 * configure.tgt: Add sparc-*-freebsd case.
974
e44925ae
LC		 9752020-01-14 Lili Cui <lili.cui@intel.com>
976
977 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
978 * testsuite/gas/i386/align-branch-1b.d: Likewise.
979 * testsuite/gas/i386/align-branch-1c.d: Likewise.
980 * testsuite/gas/i386/align-branch-1d.d: Likewise.
981 * testsuite/gas/i386/align-branch-1e.d: Likewise.
982 * testsuite/gas/i386/align-branch-1f.d: Likewise.
983 * testsuite/gas/i386/align-branch-1g.d: Likewise.
984 * testsuite/gas/i386/align-branch-1h.d: Likewise.
985 * testsuite/gas/i386/align-branch-1i.d: Likewise.
986 * testsuite/gas/i386/align-branch-5.d: Likewise.
987 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
988 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
989 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
990 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
991 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
992 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
993 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
994 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
995 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
996 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
997 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
998 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
999
7a6bf3be
SB		 10002020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1001
1002 PR 25377
1003 * config/tc-z80.c: Add support for half precision, single
1004 precision and double precision floating point values.
1005 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1006 * doc/as.texi: Add new z80 command line options.
1007 * doc/c-z80.texi: Document new z80 command line options.
1008 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1009 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1010 * testsuite/gas/z80/z80.exp: Run the new test.
1011 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1012 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1013 * testsuite/gas/z80/strings.d: Update expected output.
1014
82e9597c
MM		 10152020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1016
1017 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1018 dependency.
1019
5e4f7e05
CZ		 10202020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1021
1022 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1023 the CPU.
1024 * config/tc-arc.h: Add header if/defs.
1025 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1026
febda64f
AM		 10272020-01-13 Alan Modra <amodra@gmail.com>
1028
1029 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1030
5496abe1
AM		 10312020-01-13 Alan Modra <amodra@gmail.com>
1032
1033 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1034 insertion.
1035
ec4181f2
AM		 10362020-01-10 Alan Modra <amodra@gmail.com>
1037
1038 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1039 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1040
40c75bc8
SB		 10412020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1042
1043 PR 25224
1044 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1045 opcode byte values.
1046 (emit_ld_r_r): Likewise.
1047 (emit_ld_rr_m): Likewise.
1048 (emit_ld_rr_nn): Likewise.
1049
72aea328
JB		 10502020-01-09 Jan Beulich <jbeulich@suse.com>
1051
1052 * config/tc-i386.c (optimize_encoding): Add
1053 is_any_vex_encoding() invocations. Drop respective
1054 i.tm.extension_opcode == None checks.
1055
3f93af61
JB		 10562020-01-09 Jan Beulich <jbeulich@suse.com>
1057
1058 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1059 REX transformations. Correct comment indentation.
1060
7697afb6
JB		 10612020-01-09 Jan Beulich <jbeulich@suse.com>
1062
1063 * config/tc-i386.c (optimize_encoding): Generalize register
1064 transformation for TEST optimization.
1065
d835a58b
JB		 10662020-01-09 Jan Beulich <jbeulich@suse.com>
1067
1068 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1069 testsuite/gas/i386/x86-64-sysenter-amd.d,
1070 testsuite/gas/i386/x86-64-sysenter-amd.l,
1071 testsuite/gas/i386/x86-64-sysenter-intel.d,
1072 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1073 * testsuite/gas/i386/i386.exp: Run new tests.
1074
915808f6
NC		 10752020-01-08 Nick Clifton <nickc@redhat.com>
1076
1077 PR 25284
1078 * doc/as.texi (Align): Document the fact that all arguments can be
1079 omitted.
1080 (Balign): Likewise.
1081 (P2align): Likewise.
1082
f1f28025
NC		 10832020-01-08 Nick Clifton <nickc@redhat.com>
1084
1085 PR 14891
1086 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1087 already defined as a different symbol type.
1088 * testsuite/gas/elf/pr14891.s: New test source file.
1089 * testsuite/gas/elf/pr14891.d: New test driver.
1090 * testsuite/gas/elf/pr14891.s: New test expected error output.
1091 * testsuite/gas/elf/elf.exp: Run the new test.
1092
030a2e78
AM		 10932020-01-08 Alan Modra <amodra@gmail.com>
1094
1095 * config/tc-z8k.c (md_begin): Make idx unsigned.
1096 (get_specific): Likewise for this_index.
1097
2a1ebfb2
CZ		 10982020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1099
1100 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1101 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1102 (md_operand): Set X_md to absent.
1103 (arc_parse_name): Check for X_md.
1104
16d87673
SB		 11052020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1106
1107 PR 25311
1108 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1109 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1110 NO_STRING_ESCAPES.
1111 * read.c (next_char_of_string): Likewise.
1112 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1113 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1114
a2322019
NC		 11152020-01-03 Nick Clifton <nickc@redhat.com>
1116
1117 * po/sv.po: Updated Swedish translation.
1118
5437a02a
JB		 11192020-01-03 Jan Beulich <jbeulich@suse.com>
1120
1121 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1122 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1123
567dfba2
JB		 11242020-01-03 Jan Beulich <jbeulich@suse.com>
1125
1126 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1127 by-element usdot. Add 64-bit form tests for by-element sudot.
1128 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1129
8c45011a
JB		 11302020-01-03 Jan Beulich <jbeulich@suse.com>
1131
1132 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1133 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1134
f4950f76
JB		 11352020-01-03 Jan Beulich <jbeulich@suse.com>
1136
1137 * testsuite/gas/aarch64/f64mm.d,
1138 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1139
6655dba2
SB		 11402020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1141
1142 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1143 support for assembler code generated by SDCC. Add new relocation
1144 types. Add z80-elf target support.
1145 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1146 labels. Local labels starts from ".L".
1147 * NEWS: Mention the new support.
1148 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1149 * testsuite/gas/all/fwdexp.s: Likewise.
1150 * testsuite/gas/all/cond.l: Likewise.
1151 * testsuite/gas/all/cond.s: Likewise.
1152 * testsuite/gas/all/fwdexp.d: Likewise.
1153 * testsuite/gas/all/fwdexp.s: Likewise.
1154 * testsuite/gas/elf/section2.e-mips: Likewise.
1155 * testsuite/gas/elf/section2.l: Likewise.
1156 * testsuite/gas/elf/section2.s: Likewise.
1157 * testsuite/gas/macros/app1.d: Likewise.
1158 * testsuite/gas/macros/app1.s: Likewise.
1159 * testsuite/gas/macros/app2.d: Likewise.
1160 * testsuite/gas/macros/app2.s: Likewise.
1161 * testsuite/gas/macros/app3.d: Likewise.
1162 * testsuite/gas/macros/app3.s: Likewise.
1163 * testsuite/gas/macros/app4.d: Likewise.
1164 * testsuite/gas/macros/app4.s: Likewise.
1165 * testsuite/gas/macros/app4b.s: Likewise.
1166 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1167 * testsuite/gas/z80/z80.exp: Add new tests
1168 * testsuite/gas/z80/dollar.d: New file.
1169 * testsuite/gas/z80/dollar.s: New file.
1170 * testsuite/gas/z80/ez80_adl_all.d: New file.
1171 * testsuite/gas/z80/ez80_adl_all.s: New file.
1172 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1173 * testsuite/gas/z80/ez80_isuf.s: New file.
1174 * testsuite/gas/z80/ez80_z80_all.d: New file.
1175 * testsuite/gas/z80/ez80_z80_all.s: New file.
1176 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1177 * testsuite/gas/z80/r800_extra.d: New file.
1178 * testsuite/gas/z80/r800_extra.s: New file.
1179 * testsuite/gas/z80/r800_ii8.d: New file.
1180 * testsuite/gas/z80/r800_z80_doc.d: New file.
1181 * testsuite/gas/z80/z180.d: New file.
1182 * testsuite/gas/z80/z180.s: New file.
1183 * testsuite/gas/z80/z180_z80_doc.d: New file.
1184 * testsuite/gas/z80/z80_doc.d: New file.
1185 * testsuite/gas/z80/z80_doc.s: New file.
1186 * testsuite/gas/z80/z80_ii8.d: New file.
1187 * testsuite/gas/z80/z80_ii8.s: New file.
1188 * testsuite/gas/z80/z80_in_f_c.d: New file.
1189 * testsuite/gas/z80/z80_in_f_c.s: New file.
1190 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1191 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1192 * testsuite/gas/z80/z80_out_c_0.d: New file.
1193 * testsuite/gas/z80/z80_out_c_0.s: New file.
1194 * testsuite/gas/z80/z80_reloc.d: New file.
1195 * testsuite/gas/z80/z80_reloc.s: New file.
1196 * testsuite/gas/z80/z80_sli.d: New file.
1197 * testsuite/gas/z80/z80_sli.s: New file.
1198
a65b5de6
SN		 11992020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1200
1201 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1202 REGLIST_RN.
1203
b14ce8bf
AM		 12042020-01-01 Alan Modra <amodra@gmail.com>
1205
1206 Update year range in copyright notice of all files.
1207
0b114740 1208For older changes see ChangeLog-2019
3499769a 1209\f
0b114740 1210Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM		 1211
1212Copying and distribution of this file, with or without modification,
1213are permitted in any medium without royalty provided the copyright
1214notice and this notice are preserved.
1215
1216Local Variables:
1217mode: change-log
1218left-margin: 8
1219fill-column: 74
1220version-control: never
1221End:
A mirror of the official binutils-gdb repository