]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - sim/iq2000/sim-if.c
gdb.base/watchpoint-running.exp: Run sw watch tests even if no hw watch
[thirdparty/binutils-gdb.git] / sim / iq2000 / sim-if.c
CommitLineData
edece237 1/* Main simulator entry points specific to the IQ2000.
1d506c26 2 Copyright (C) 2000-2024 Free Software Foundation, Inc.
edece237
CV
3 Contributed by Cygnus Solutions.
4
5This file is part of the GNU simulators.
6
7This program is free software; you can redistribute it and/or modify
8it under the terms of the GNU General Public License as published by
4744ac1b
JB
9the Free Software Foundation; either version 3 of the License, or
10(at your option) any later version.
edece237
CV
11
12This program is distributed in the hope that it will be useful,
13but WITHOUT ANY WARRANTY; without even the implied warranty of
14MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15GNU General Public License for more details.
16
4744ac1b
JB
17You should have received a copy of the GNU General Public License
18along with this program. If not, see <http://www.gnu.org/licenses/>. */
edece237 19
6df01ab8
MF
20/* This must come before any other includes. */
21#include "defs.h"
22
edece237 23#include "sim-main.h"
68ed2854 24
edece237 25#include <stdlib.h>
68ed2854 26
8cfc9a18 27#include "sim/callback.h"
edece237
CV
28#include "sim-options.h"
29#include "libiberty.h"
30#include "bfd.h"
31
32static void free_state (SIM_DESC);
edece237
CV
33\f
34/* Cover function for sim_cgen_disassemble_insn. */
35
94c9216c 36static void
edece237
CV
37iq2000bf_disassemble_insn (SIM_CPU *cpu, const CGEN_INSN *insn,
38 const ARGBUF *abuf, IADDR pc, char *buf)
39{
40 sim_cgen_disassemble_insn(cpu, insn, abuf, pc, buf);
41}
42
43/* Cover function of sim_state_free to free the cpu buffers as well. */
44
45static void
46free_state (SIM_DESC sd)
47{
48 if (STATE_MODULES (sd) != NULL)
49 sim_module_uninstall (sd);
50 sim_cpu_free_all (sd);
51 sim_state_free (sd);
52}
53
1c636da0
MF
54extern const SIM_MACH * const iq2000_sim_machs[];
55
edece237
CV
56/* Create an instance of the simulator. */
57
58SIM_DESC
81e6e8ae
TT
59sim_open (SIM_OPEN_KIND kind, host_callback *callback, struct bfd *abfd,
60 char * const *argv)
edece237 61{
edece237
CV
62 int i;
63 SIM_DESC sd = sim_state_alloc (kind, callback);
64
ba307cdd 65 /* Set default options before parsing user options. */
1c636da0 66 STATE_MACHS (sd) = iq2000_sim_machs;
d414eb3e 67 STATE_MODEL_NAME (sd) = "iq2000";
ba307cdd 68 current_alignment = STRICT_ALIGNMENT;
f9a4d543 69 current_target_byte_order = BFD_ENDIAN_BIG;
ba307cdd 70
edece237 71 /* The cpu data is kept in a separately allocated chunk of memory. */
883be197 72 if (sim_cpu_alloc_all_extra (sd, 0, sizeof (struct iq2000_sim_cpu))
06f4b7b6 73 != SIM_RC_OK)
edece237
CV
74 {
75 free_state (sd);
76 return 0;
77 }
78
edece237
CV
79 if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
80 {
81 free_state (sd);
82 return 0;
83 }
84
77cf2ef5 85 /* The parser will print an error message for us, so we silently return. */
edece237
CV
86 if (sim_parse_args (sd, argv) != SIM_RC_OK)
87 {
88 free_state (sd);
89 return 0;
90 }
91
92 /* Allocate core managed memory. */
94c9216c
MF
93 sim_do_commandf (sd, "memory region 0x%x,0x%x", IQ2000_INSN_VALUE, IQ2000_INSN_MEM_SIZE);
94 sim_do_commandf (sd, "memory region 0x%x,0x%x", IQ2000_DATA_VALUE, IQ2000_DATA_MEM_SIZE);
edece237
CV
95
96 /* check for/establish the reference program image */
e8f20a28 97 if (sim_analyze_program (sd, STATE_PROG_FILE (sd), abfd) != SIM_RC_OK)
edece237
CV
98 {
99 free_state (sd);
100 return 0;
101 }
102
103 /* Establish any remaining configuration options. */
104 if (sim_config (sd) != SIM_RC_OK)
105 {
106 free_state (sd);
107 return 0;
108 }
109
110 if (sim_post_argv_init (sd) != SIM_RC_OK)
111 {
112 free_state (sd);
113 return 0;
114 }
115
116 /* Open a copy of the cpu descriptor table. */
117 {
118 CGEN_CPU_DESC cd = iq2000_cgen_cpu_open_1 (STATE_ARCHITECTURE (sd)->printable_name,
119 CGEN_ENDIAN_BIG);
120
121 for (i = 0; i < MAX_NR_PROCESSORS; ++i)
122 {
123 SIM_CPU *cpu = STATE_CPU (sd, i);
124 CPU_CPU_DESC (cpu) = cd;
125 CPU_DISASSEMBLER (cpu) = iq2000bf_disassemble_insn;
126 }
127 iq2000_cgen_init_dis (cd);
128 }
129
edece237
CV
130 return sd;
131}
edece237
CV
132\f
133SIM_RC
81e6e8ae 134sim_create_inferior (SIM_DESC sd, struct bfd *abfd, char * const *argv,
54f7a83a 135 char * const *env)
edece237
CV
136{
137 SIM_CPU *current_cpu = STATE_CPU (sd, 0);
8cfc9a18 138 host_callback *cb = STATE_CALLBACK (sd);
20fea663 139 bfd_vma addr;
edece237
CV
140
141 if (abfd != NULL)
142 addr = bfd_get_start_address (abfd);
143 else
144 addr = CPU2INSN(0);
145 sim_pc_set (current_cpu, addr);
146
0e967299
MF
147 /* Standalone mode (i.e. `run`) will take care of the argv for us in
148 sim_open() -> sim_parse_args(). But in debug mode (i.e. 'target sim'
149 with `gdb`), we need to handle it because the user can change the
150 argv on the fly via gdb's 'run'. */
151 if (STATE_PROG_ARGV (sd) != argv)
152 {
153 freeargv (STATE_PROG_ARGV (sd));
154 STATE_PROG_ARGV (sd) = dupargv (argv);
155 }
edece237 156
54f7a83a
MF
157 if (STATE_PROG_ENVP (sd) != env)
158 {
159 freeargv (STATE_PROG_ENVP (sd));
160 STATE_PROG_ENVP (sd) = dupargv (env);
161 }
162
8cfc9a18
MF
163 cb->argv = STATE_PROG_ARGV (sd);
164 cb->envp = STATE_PROG_ENVP (sd);
165
edece237
CV
166 return SIM_RC_OK;
167}