]>
git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - sim/sparc/cpu64.c
1 /* Misc. support for CPU family sparc64.
3 THIS FILE IS MACHINE GENERATED WITH CGEN.
5 Copyright (C) 1999 Cygnus Solutions, Inc.
7 This file is part of the Cygnus Simulators.
12 #define WANT_CPU sparc64
13 #define WANT_CPU_SPARC64
17 /* Get the value of h-pc. */
20 sparc64_h_pc_get (SIM_CPU
*current_cpu
)
25 /* Set a value for h-pc. */
28 sparc64_h_pc_set (SIM_CPU
*current_cpu
, USI newval
)
33 /* Get the value of h-npc. */
36 sparc64_h_npc_get (SIM_CPU
*current_cpu
)
41 /* Set a value for h-npc. */
44 sparc64_h_npc_set (SIM_CPU
*current_cpu
, SI newval
)
49 /* Get the value of h-gr. */
52 sparc64_h_gr_get (SIM_CPU
*current_cpu
, UINT regno
)
54 return GET_H_GR (regno
);
57 /* Set a value for h-gr. */
60 sparc64_h_gr_set (SIM_CPU
*current_cpu
, UINT regno
, SI newval
)
62 SET_H_GR (regno
, newval
);
65 /* Get the value of h-icc-c. */
68 sparc64_h_icc_c_get (SIM_CPU
*current_cpu
)
73 /* Set a value for h-icc-c. */
76 sparc64_h_icc_c_set (SIM_CPU
*current_cpu
, BI newval
)
78 CPU (h_icc_c
) = newval
;
81 /* Get the value of h-icc-n. */
84 sparc64_h_icc_n_get (SIM_CPU
*current_cpu
)
89 /* Set a value for h-icc-n. */
92 sparc64_h_icc_n_set (SIM_CPU
*current_cpu
, BI newval
)
94 CPU (h_icc_n
) = newval
;
97 /* Get the value of h-icc-v. */
100 sparc64_h_icc_v_get (SIM_CPU
*current_cpu
)
102 return CPU (h_icc_v
);
105 /* Set a value for h-icc-v. */
108 sparc64_h_icc_v_set (SIM_CPU
*current_cpu
, BI newval
)
110 CPU (h_icc_v
) = newval
;
113 /* Get the value of h-icc-z. */
116 sparc64_h_icc_z_get (SIM_CPU
*current_cpu
)
118 return CPU (h_icc_z
);
121 /* Set a value for h-icc-z. */
124 sparc64_h_icc_z_set (SIM_CPU
*current_cpu
, BI newval
)
126 CPU (h_icc_z
) = newval
;
129 /* Get the value of h-xcc-c. */
132 sparc64_h_xcc_c_get (SIM_CPU
*current_cpu
)
134 return CPU (h_xcc_c
);
137 /* Set a value for h-xcc-c. */
140 sparc64_h_xcc_c_set (SIM_CPU
*current_cpu
, BI newval
)
142 CPU (h_xcc_c
) = newval
;
145 /* Get the value of h-xcc-n. */
148 sparc64_h_xcc_n_get (SIM_CPU
*current_cpu
)
150 return CPU (h_xcc_n
);
153 /* Set a value for h-xcc-n. */
156 sparc64_h_xcc_n_set (SIM_CPU
*current_cpu
, BI newval
)
158 CPU (h_xcc_n
) = newval
;
161 /* Get the value of h-xcc-v. */
164 sparc64_h_xcc_v_get (SIM_CPU
*current_cpu
)
166 return CPU (h_xcc_v
);
169 /* Set a value for h-xcc-v. */
172 sparc64_h_xcc_v_set (SIM_CPU
*current_cpu
, BI newval
)
174 CPU (h_xcc_v
) = newval
;
177 /* Get the value of h-xcc-z. */
180 sparc64_h_xcc_z_get (SIM_CPU
*current_cpu
)
182 return CPU (h_xcc_z
);
185 /* Set a value for h-xcc-z. */
188 sparc64_h_xcc_z_set (SIM_CPU
*current_cpu
, BI newval
)
190 CPU (h_xcc_z
) = newval
;
193 /* Get the value of h-y. */
196 sparc64_h_y_get (SIM_CPU
*current_cpu
)
201 /* Set a value for h-y. */
204 sparc64_h_y_set (SIM_CPU
*current_cpu
, SI newval
)
209 /* Get the value of h-asr. */
212 sparc64_h_asr_get (SIM_CPU
*current_cpu
, UINT regno
)
214 return CPU (h_asr
[regno
]);
217 /* Set a value for h-asr. */
220 sparc64_h_asr_set (SIM_CPU
*current_cpu
, UINT regno
, SI newval
)
222 CPU (h_asr
[regno
]) = newval
;
225 /* Get the value of h-annul-p. */
228 sparc64_h_annul_p_get (SIM_CPU
*current_cpu
)
230 return CPU (h_annul_p
);
233 /* Set a value for h-annul-p. */
236 sparc64_h_annul_p_set (SIM_CPU
*current_cpu
, BI newval
)
238 CPU (h_annul_p
) = newval
;
241 /* Get the value of h-fr. */
244 sparc64_h_fr_get (SIM_CPU
*current_cpu
, UINT regno
)
246 return CPU (h_fr
[regno
]);
249 /* Set a value for h-fr. */
252 sparc64_h_fr_set (SIM_CPU
*current_cpu
, UINT regno
, SF newval
)
254 CPU (h_fr
[regno
]) = newval
;
257 /* Get the value of h-ver. */
260 sparc64_h_ver_get (SIM_CPU
*current_cpu
)
265 /* Set a value for h-ver. */
268 sparc64_h_ver_set (SIM_CPU
*current_cpu
, UDI newval
)
270 CPU (h_ver
) = newval
;
273 /* Get the value of h-pstate. */
276 sparc64_h_pstate_get (SIM_CPU
*current_cpu
)
278 return CPU (h_pstate
);
281 /* Set a value for h-pstate. */
284 sparc64_h_pstate_set (SIM_CPU
*current_cpu
, UDI newval
)
286 CPU (h_pstate
) = newval
;
289 /* Get the value of h-tba. */
292 sparc64_h_tba_get (SIM_CPU
*current_cpu
)
297 /* Set a value for h-tba. */
300 sparc64_h_tba_set (SIM_CPU
*current_cpu
, UDI newval
)
302 CPU (h_tba
) = newval
;
305 /* Get the value of h-tt. */
308 sparc64_h_tt_get (SIM_CPU
*current_cpu
)
313 /* Set a value for h-tt. */
316 sparc64_h_tt_set (SIM_CPU
*current_cpu
, UDI newval
)
321 /* Get the value of h-tpc. */
324 sparc64_h_tpc_get (SIM_CPU
*current_cpu
)
329 /* Set a value for h-tpc. */
332 sparc64_h_tpc_set (SIM_CPU
*current_cpu
, UDI newval
)
334 CPU (h_tpc
) = newval
;
337 /* Get the value of h-tnpc. */
340 sparc64_h_tnpc_get (SIM_CPU
*current_cpu
)
345 /* Set a value for h-tnpc. */
348 sparc64_h_tnpc_set (SIM_CPU
*current_cpu
, UDI newval
)
350 CPU (h_tnpc
) = newval
;
353 /* Get the value of h-tstate. */
356 sparc64_h_tstate_get (SIM_CPU
*current_cpu
)
358 return CPU (h_tstate
);
361 /* Set a value for h-tstate. */
364 sparc64_h_tstate_set (SIM_CPU
*current_cpu
, UDI newval
)
366 CPU (h_tstate
) = newval
;
369 /* Get the value of h-tl. */
372 sparc64_h_tl_get (SIM_CPU
*current_cpu
)
377 /* Set a value for h-tl. */
380 sparc64_h_tl_set (SIM_CPU
*current_cpu
, UQI newval
)
385 /* Get the value of h-asi. */
388 sparc64_h_asi_get (SIM_CPU
*current_cpu
)
393 /* Set a value for h-asi. */
396 sparc64_h_asi_set (SIM_CPU
*current_cpu
, UQI newval
)
398 CPU (h_asi
) = newval
;
401 /* Get the value of h-tick. */
404 sparc64_h_tick_get (SIM_CPU
*current_cpu
)
409 /* Set a value for h-tick. */
412 sparc64_h_tick_set (SIM_CPU
*current_cpu
, UDI newval
)
414 CPU (h_tick
) = newval
;
417 /* Get the value of h-cansave. */
420 sparc64_h_cansave_get (SIM_CPU
*current_cpu
)
422 return CPU (h_cansave
);
425 /* Set a value for h-cansave. */
428 sparc64_h_cansave_set (SIM_CPU
*current_cpu
, UDI newval
)
430 CPU (h_cansave
) = newval
;
433 /* Get the value of h-canrestore. */
436 sparc64_h_canrestore_get (SIM_CPU
*current_cpu
)
438 return CPU (h_canrestore
);
441 /* Set a value for h-canrestore. */
444 sparc64_h_canrestore_set (SIM_CPU
*current_cpu
, UDI newval
)
446 CPU (h_canrestore
) = newval
;
449 /* Get the value of h-otherwin. */
452 sparc64_h_otherwin_get (SIM_CPU
*current_cpu
)
454 return CPU (h_otherwin
);
457 /* Set a value for h-otherwin. */
460 sparc64_h_otherwin_set (SIM_CPU
*current_cpu
, UDI newval
)
462 CPU (h_otherwin
) = newval
;
465 /* Get the value of h-cleanwin. */
468 sparc64_h_cleanwin_get (SIM_CPU
*current_cpu
)
470 return CPU (h_cleanwin
);
473 /* Set a value for h-cleanwin. */
476 sparc64_h_cleanwin_set (SIM_CPU
*current_cpu
, UDI newval
)
478 CPU (h_cleanwin
) = newval
;
481 /* Get the value of h-wstate. */
484 sparc64_h_wstate_get (SIM_CPU
*current_cpu
)
486 return CPU (h_wstate
);
489 /* Set a value for h-wstate. */
492 sparc64_h_wstate_set (SIM_CPU
*current_cpu
, UDI newval
)
494 CPU (h_wstate
) = newval
;
497 /* Get the value of h-fcc0. */
500 sparc64_h_fcc0_get (SIM_CPU
*current_cpu
)
505 /* Set a value for h-fcc0. */
508 sparc64_h_fcc0_set (SIM_CPU
*current_cpu
, UQI newval
)
510 CPU (h_fcc0
) = newval
;
513 /* Get the value of h-fcc1. */
516 sparc64_h_fcc1_get (SIM_CPU
*current_cpu
)
521 /* Set a value for h-fcc1. */
524 sparc64_h_fcc1_set (SIM_CPU
*current_cpu
, UQI newval
)
526 CPU (h_fcc1
) = newval
;
529 /* Get the value of h-fcc2. */
532 sparc64_h_fcc2_get (SIM_CPU
*current_cpu
)
537 /* Set a value for h-fcc2. */
540 sparc64_h_fcc2_set (SIM_CPU
*current_cpu
, UQI newval
)
542 CPU (h_fcc2
) = newval
;
545 /* Get the value of h-fcc3. */
548 sparc64_h_fcc3_get (SIM_CPU
*current_cpu
)
553 /* Set a value for h-fcc3. */
556 sparc64_h_fcc3_set (SIM_CPU
*current_cpu
, UQI newval
)
558 CPU (h_fcc3
) = newval
;
561 /* Get the value of h-fsr-rd. */
564 sparc64_h_fsr_rd_get (SIM_CPU
*current_cpu
)
566 return CPU (h_fsr_rd
);
569 /* Set a value for h-fsr-rd. */
572 sparc64_h_fsr_rd_set (SIM_CPU
*current_cpu
, UQI newval
)
574 CPU (h_fsr_rd
) = newval
;
577 /* Get the value of h-fsr-tem. */
580 sparc64_h_fsr_tem_get (SIM_CPU
*current_cpu
)
582 return CPU (h_fsr_tem
);
585 /* Set a value for h-fsr-tem. */
588 sparc64_h_fsr_tem_set (SIM_CPU
*current_cpu
, UQI newval
)
590 CPU (h_fsr_tem
) = newval
;
593 /* Get the value of h-fsr-ns. */
596 sparc64_h_fsr_ns_get (SIM_CPU
*current_cpu
)
598 return CPU (h_fsr_ns
);
601 /* Set a value for h-fsr-ns. */
604 sparc64_h_fsr_ns_set (SIM_CPU
*current_cpu
, BI newval
)
606 CPU (h_fsr_ns
) = newval
;
609 /* Get the value of h-fsr-ver. */
612 sparc64_h_fsr_ver_get (SIM_CPU
*current_cpu
)
614 return CPU (h_fsr_ver
);
617 /* Set a value for h-fsr-ver. */
620 sparc64_h_fsr_ver_set (SIM_CPU
*current_cpu
, UQI newval
)
622 CPU (h_fsr_ver
) = newval
;
625 /* Get the value of h-fsr-ftt. */
628 sparc64_h_fsr_ftt_get (SIM_CPU
*current_cpu
)
630 return CPU (h_fsr_ftt
);
633 /* Set a value for h-fsr-ftt. */
636 sparc64_h_fsr_ftt_set (SIM_CPU
*current_cpu
, UQI newval
)
638 CPU (h_fsr_ftt
) = newval
;
641 /* Get the value of h-fsr-qne. */
644 sparc64_h_fsr_qne_get (SIM_CPU
*current_cpu
)
646 return CPU (h_fsr_qne
);
649 /* Set a value for h-fsr-qne. */
652 sparc64_h_fsr_qne_set (SIM_CPU
*current_cpu
, BI newval
)
654 CPU (h_fsr_qne
) = newval
;
657 /* Get the value of h-fsr-aexc. */
660 sparc64_h_fsr_aexc_get (SIM_CPU
*current_cpu
)
662 return CPU (h_fsr_aexc
);
665 /* Set a value for h-fsr-aexc. */
668 sparc64_h_fsr_aexc_set (SIM_CPU
*current_cpu
, UQI newval
)
670 CPU (h_fsr_aexc
) = newval
;
673 /* Get the value of h-fsr-cexc. */
676 sparc64_h_fsr_cexc_get (SIM_CPU
*current_cpu
)
678 return CPU (h_fsr_cexc
);
681 /* Set a value for h-fsr-cexc. */
684 sparc64_h_fsr_cexc_set (SIM_CPU
*current_cpu
, UQI newval
)
686 CPU (h_fsr_cexc
) = newval
;
689 /* Get the value of h-fpsr-fef. */
692 sparc64_h_fpsr_fef_get (SIM_CPU
*current_cpu
)
694 return CPU (h_fpsr_fef
);
697 /* Set a value for h-fpsr-fef. */
700 sparc64_h_fpsr_fef_set (SIM_CPU
*current_cpu
, BI newval
)
702 CPU (h_fpsr_fef
) = newval
;
705 /* Get the value of h-fpsr-du. */
708 sparc64_h_fpsr_du_get (SIM_CPU
*current_cpu
)
710 return CPU (h_fpsr_du
);
713 /* Set a value for h-fpsr-du. */
716 sparc64_h_fpsr_du_set (SIM_CPU
*current_cpu
, BI newval
)
718 CPU (h_fpsr_du
) = newval
;
721 /* Get the value of h-fpsr-dl. */
724 sparc64_h_fpsr_dl_get (SIM_CPU
*current_cpu
)
726 return CPU (h_fpsr_dl
);
729 /* Set a value for h-fpsr-dl. */
732 sparc64_h_fpsr_dl_set (SIM_CPU
*current_cpu
, BI newval
)
734 CPU (h_fpsr_dl
) = newval
;
737 /* Get the value of h-fpsr. */
740 sparc64_h_fpsr_get (SIM_CPU
*current_cpu
)
742 return GET_H_FPSR ();
745 /* Set a value for h-fpsr. */
748 sparc64_h_fpsr_set (SIM_CPU
*current_cpu
, UQI newval
)
753 /* Record trace results for INSN. */
756 sparc64_record_trace_results (SIM_CPU
*current_cpu
, CGEN_INSN
*insn
,
757 int *indices
, TRACE_RECORD
*tr
)