]> git.ipfire.org Git - thirdparty/u-boot.git/blame - README
bootm: Enable legacy VxWorks booting from FITs
[thirdparty/u-boot.git] / README
CommitLineData
83d290c5 1# SPDX-License-Identifier: GPL-2.0+
c609719b 2#
eca3aeb3 3# (C) Copyright 2000 - 2013
c609719b 4# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
c609719b
WD
5
6Summary:
7========
8
24ee89b9 9This directory contains the source code for U-Boot, a boot loader for
e86e5a07
WD
10Embedded boards based on PowerPC, ARM, MIPS and several other
11processors, which can be installed in a boot ROM and used to
12initialize and test the hardware or to download and run application
13code.
c609719b
WD
14
15The development of U-Boot is closely related to Linux: some parts of
24ee89b9
WD
16the source code originate in the Linux source tree, we have some
17header files in common, and special provision has been made to
c609719b
WD
18support booting of Linux images.
19
20Some attention has been paid to make this software easily
21configurable and extendable. For instance, all monitor commands are
22implemented with the same call interface, so that it's very easy to
23add new commands. Also, instead of permanently adding rarely used
24code (for instance hardware test utilities) to the monitor, you can
25load and run it dynamically.
26
27
28Status:
29=======
30
0c4759fb
HS
31In general, all boards for which a default configuration file exists in the
32configs/ directory have been tested to some extent and can be considered
c609719b
WD
33"working". In fact, many of them are used in production systems.
34
0c4759fb 35In case of problems you can use
c609719b 36
0c4759fb 37 scripts/get_maintainer.pl <path>
adb9d851 38
0c4759fb
HS
39to identify the people or companies responsible for various boards and
40subsystems. Or have a look at the git log.
adb9d851 41
c609719b
WD
42
43Where to get help:
44==================
45
24ee89b9 46In case you have questions about, problems with or contributions for
7207b366 47U-Boot, you should send a message to the U-Boot mailing list at
0c32565f
PT
48<u-boot@lists.denx.de>. There is also an archive of previous traffic
49on the mailing list - please search the archive before asking FAQ's.
6681bbb5
NH
50Please see https://lists.denx.de/pipermail/u-boot and
51https://marc.info/?l=u-boot
c609719b 52
218ca724
WD
53Where to get source code:
54=========================
55
7207b366 56The U-Boot source code is maintained in the Git repository at
a3bbd0b9
HS
57https://source.denx.de/u-boot/u-boot.git ; you can browse it online at
58https://source.denx.de/u-boot/u-boot
218ca724 59
c4bd51e2 60The "Tags" links on this page allow you to download tarballs of
11ccc33f 61any version you might be interested in. Official releases are also
c4bd51e2
NH
62available from the DENX file server through HTTPS or FTP.
63https://ftp.denx.de/pub/u-boot/
64ftp://ftp.denx.de/pub/u-boot/
218ca724
WD
65
66
c609719b
WD
67Where we come from:
68===================
69
70- start from 8xxrom sources
047f6ec0 71- create PPCBoot project (https://sourceforge.net/projects/ppcboot)
c609719b
WD
72- clean up code
73- make it easier to add custom boards
74- make it possible to add other [PowerPC] CPUs
75- extend functions, especially:
76 * Provide extended interface to Linux boot loader
77 * S-Record download
78 * network boot
9e5616de 79 * ATA disk / SCSI ... boot
047f6ec0 80- create ARMBoot project (https://sourceforge.net/projects/armboot)
c609719b 81- add other CPU families (starting with ARM)
047f6ec0
NH
82- create U-Boot project (https://sourceforge.net/projects/u-boot)
83- current project page: see https://www.denx.de/wiki/U-Boot
24ee89b9
WD
84
85
86Names and Spelling:
87===================
88
89The "official" name of this project is "Das U-Boot". The spelling
90"U-Boot" shall be used in all written text (documentation, comments
91in source files etc.). Example:
92
93 This is the README file for the U-Boot project.
94
95File names etc. shall be based on the string "u-boot". Examples:
96
97 include/asm-ppc/u-boot.h
98
99 #include <asm/u-boot.h>
100
101Variable names, preprocessor constants etc. shall be either based on
102the string "u_boot" or on "U_BOOT". Example:
103
104 U_BOOT_VERSION u_boot_logo
105 IH_OS_U_BOOT u_boot_hush_start
c609719b
WD
106
107
c609719b
WD
108Software Configuration:
109=======================
110
c609719b
WD
111Selection of Processor Architecture and Board Type:
112---------------------------------------------------
113
114For all supported boards there are ready-to-use default
ab584d67 115configurations available; just type "make <board_name>_defconfig".
c609719b
WD
116
117Example: For a TQM823L module type:
118
119 cd u-boot
ab584d67 120 make TQM823L_defconfig
c609719b 121
7207b366
RD
122Note: If you're looking for the default configuration file for a board
123you're sure used to be there but is now missing, check the file
124doc/README.scrapyard for a list of no longer supported boards.
c609719b 125
75b3c3aa
SG
126Sandbox Environment:
127--------------------
128
129U-Boot can be built natively to run on a Linux host using the 'sandbox'
130board. This allows feature development which is not board- or architecture-
131specific to be undertaken on a native platform. The sandbox is also used to
132run some of U-Boot's tests.
133
cf69dc74 134See doc/arch/sandbox/sandbox.rst for more details.
75b3c3aa
SG
135
136
db910353
SG
137Board Initialisation Flow:
138--------------------------
139
140This is the intended start-up flow for boards. This should apply for both
7207b366
RD
141SPL and U-Boot proper (i.e. they both follow the same rules).
142
143Note: "SPL" stands for "Secondary Program Loader," which is explained in
144more detail later in this file.
145
146At present, SPL mostly uses a separate code path, but the function names
147and roles of each function are the same. Some boards or architectures
148may not conform to this. At least most ARM boards which use
149CONFIG_SPL_FRAMEWORK conform to this.
150
151Execution typically starts with an architecture-specific (and possibly
152CPU-specific) start.S file, such as:
153
154 - arch/arm/cpu/armv7/start.S
155 - arch/powerpc/cpu/mpc83xx/start.S
156 - arch/mips/cpu/start.S
db910353 157
7207b366
RD
158and so on. From there, three functions are called; the purpose and
159limitations of each of these functions are described below.
db910353
SG
160
161lowlevel_init():
162 - purpose: essential init to permit execution to reach board_init_f()
163 - no global_data or BSS
164 - there is no stack (ARMv7 may have one but it will soon be removed)
165 - must not set up SDRAM or use console
166 - must only do the bare minimum to allow execution to continue to
167 board_init_f()
168 - this is almost never needed
169 - return normally from this function
170
171board_init_f():
172 - purpose: set up the machine ready for running board_init_r():
173 i.e. SDRAM and serial UART
174 - global_data is available
175 - stack is in SRAM
176 - BSS is not available, so you cannot use global/static variables,
177 only stack variables and global_data
178
179 Non-SPL-specific notes:
180 - dram_init() is called to set up DRAM. If already done in SPL this
181 can do nothing
182
183 SPL-specific notes:
184 - you can override the entire board_init_f() function with your own
185 version as needed.
186 - preloader_console_init() can be called here in extremis
187 - should set up SDRAM, and anything needed to make the UART work
499696e4 188 - there is no need to clear BSS, it will be done by crt0.S
1425465a
AD
189 - for specific scenarios on certain architectures an early BSS *can*
190 be made available (via CONFIG_SPL_EARLY_BSS by moving the clearing
191 of BSS prior to entering board_init_f()) but doing so is discouraged.
192 Instead it is strongly recommended to architect any code changes
193 or additions such to not depend on the availability of BSS during
194 board_init_f() as indicated in other sections of this README to
195 maintain compatibility and consistency across the entire code base.
db910353
SG
196 - must return normally from this function (don't call board_init_r()
197 directly)
198
199Here the BSS is cleared. For SPL, if CONFIG_SPL_STACK_R is defined, then at
200this point the stack and global_data are relocated to below
201CONFIG_SPL_STACK_R_ADDR. For non-SPL, U-Boot is relocated to run at the top of
202memory.
203
204board_init_r():
205 - purpose: main execution, common code
206 - global_data is available
207 - SDRAM is available
208 - BSS is available, all static/global variables can be used
209 - execution eventually continues to main_loop()
210
211 Non-SPL-specific notes:
212 - U-Boot is relocated to the top of memory and is now running from
213 there.
214
215 SPL-specific notes:
216 - stack is optionally in SDRAM, if CONFIG_SPL_STACK_R is defined and
63b2316c
AK
217 CONFIG_SYS_FSL_HAS_CCI400
218
219 Defined For SoC that has cache coherent interconnect
220 CCN-400
7f6c2cbc 221
c055cee1
AK
222 CONFIG_SYS_FSL_HAS_CCN504
223
224 Defined for SoC that has cache coherent interconnect CCN-504
225
c609719b
WD
226The following options need to be configured:
227
2628114e
KP
228- CPU Type: Define exactly one, e.g. CONFIG_MPC85XX.
229
230- Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS.
6ccec449 231
66412c63 232- 85xx CPU Options:
ffd06e02
YS
233 CONFIG_SYS_PPC64
234
235 Specifies that the core is a 64-bit PowerPC implementation (implements
236 the "64" category of the Power ISA). This is necessary for ePAPR
237 compliance, among other possible reasons.
238
33eee330
SW
239 CONFIG_SYS_FSL_ERRATUM_A004510
240
241 Enables a workaround for erratum A004510. If set,
242 then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and
6cc04547 243 CFG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set.
33eee330
SW
244
245 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV
246 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional)
247
248 Defines one or two SoC revisions (low 8 bits of SVR)
249 for which the A004510 workaround should be applied.
250
251 The rest of SVR is either not relevant to the decision
252 of whether the erratum is present (e.g. p2040 versus
253 p2041) or is implied by the build target, which controls
254 whether CONFIG_SYS_FSL_ERRATUM_A004510 is set.
255
256 See Freescale App Note 4493 for more information about
257 this erratum.
258
6cc04547 259 CFG_SYS_FSL_CORENET_SNOOPVEC_COREONLY
33eee330
SW
260
261 This is the value to write into CCSR offset 0x18600
262 according to the A004510 workaround.
263
b135991a
PJ
264 CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
265 Single Source Clock is clocking mode present in some of FSL SoC's.
266 In this mode, a single differential clock is used to supply
267 clocks to the sysclock, ddrclock and usbclock.
268
6cb461b4 269- Generic CPU options:
6cb461b4 270
5614e71b
YS
271 CONFIG_SYS_FSL_DDR
272 Freescale DDR driver in use. This type of DDR controller is
1c58857a 273 found in mpc83xx, mpc85xx as well as some ARM core SoCs.
5614e71b 274
6cc04547 275 CFG_SYS_FSL_DDR_ADDR
5614e71b
YS
276 Freescale DDR memory-mapped register base.
277
1c40707e
PK
278 CONFIG_SYS_FSL_IFC_CLK_DIV
279 Defines divider of platform clock(clock input to IFC controller).
280
add63f94
PK
281 CONFIG_SYS_FSL_LBC_CLK_DIV
282 Defines divider of platform clock(clock input to eLBC controller).
283
6cc04547 284 CFG_SYS_FSL_DDR_SDRAM_BASE_PHY
6b9e309a 285 Physical address from the view of DDR controllers. It is the
65cc0e2a 286 same as CFG_SYS_DDR_SDRAM_BASE for all Power SoCs. But
6b9e309a
YS
287 it could be different for ARM SoCs.
288
b67d8816 289- ARM options:
65cc0e2a 290 CFG_SYS_EXCEPTION_VECTORS_HIGH
b67d8816
CR
291
292 Select high exception vectors of the ARM core, e.g., do not
293 clear the V bit of the c1 register of CP15.
294
207774b2
YS
295 COUNTER_FREQUENCY
296 Generic timer clock source frequency.
297
298 COUNTER_FREQUENCY_REAL
299 Generic timer clock source frequency if the real clock is
300 different from COUNTER_FREQUENCY, and can only be determined
301 at run time.
302
73c38934
SW
303- Tegra SoC options:
304 CONFIG_TEGRA_SUPPORT_NON_SECURE
305
306 Support executing U-Boot in non-secure (NS) mode. Certain
307 impossible actions will be skipped if the CPU is in NS mode,
308 such as ARM architectural timer initialization.
309
5da627a4 310- Linux Kernel Interface:
fec6d9ee 311 CONFIG_OF_LIBFDT
f57f70aa
WD
312
313 New kernel versions are expecting firmware settings to be
213bf8c8
GVB
314 passed using flattened device trees (based on open firmware
315 concepts).
316
317 CONFIG_OF_LIBFDT
318 * New libfdt-based support
319 * Adds the "fdt" command
3bb342fc 320 * The bootm command automatically updates the fdt
213bf8c8 321
f57f70aa
WD
322 OF_TBCLK - The timebase frequency.
323
11ccc33f
MZ
324 boards with QUICC Engines require OF_QE to set UCC MAC
325 addresses
3bb342fc 326
3887c3fb
HS
327 CONFIG_OF_IDE_FIXUP
328
329 U-Boot can detect if an IDE device is present or not.
330 If not, and this new config option is activated, U-Boot
331 removes the ATA node from the DTS before booting Linux,
332 so the Linux IDE driver does not probe the device and
333 crash. This is needed for buggy hardware (uc101) where
334 no pull down resistor is connected to the signal IDE5V_DD7.
335
0b2f4eca
NG
336- vxWorks boot parameters:
337
338 bootvx constructs a valid bootline using the following
9e98b7e3
BM
339 environments variables: bootdev, bootfile, ipaddr, netmask,
340 serverip, gatewayip, hostname, othbootargs.
0b2f4eca
NG
341 It loads the vxWorks image pointed bootfile.
342
81a05d9b 343 Note: If a "bootargs" environment is defined, it will override
0b2f4eca
NG
344 the defaults discussed just above.
345
93bc2193 346- Cache Configuration for ARM:
65cc0e2a 347 CFG_SYS_PL310_BASE - Physical base address of PL310
93bc2193
A
348 controller register space
349
6705d81e 350- Serial Ports:
f410d0ac 351 CFG_PL011_CLOCK
6705d81e
WD
352
353 If you have Amba PrimeCell PL011 UARTs, set this variable to
354 the clock speed of the UARTs.
355
b861574b 356 CFG_PL01x_PORTS
6705d81e
WD
357
358 If you have Amba PrimeCell PL010 or PL011 UARTs on your board,
359 define this to a list of base addresses for each (supported)
360 port. See e.g. include/configs/versatile.h
361
d57dee57
KM
362 CONFIG_SERIAL_HW_FLOW_CONTROL
363
364 Define this variable to enable hw flow control in serial driver.
365 Current user of this option is drivers/serial/nsl16550.c driver
6705d81e 366
302a6487
SG
367- Removal of commands
368 If no commands are needed to boot, you can disable
369 CONFIG_CMDLINE to remove them. In this case, the command line
370 will not be available, and when U-Boot wants to execute the
371 boot command (on start-up) it will call board_run_command()
372 instead. This can reduce image size significantly for very
373 simple boot procedures.
374
a5ecbe62
WD
375- Regular expression support:
376 CONFIG_REGEX
93e14596
WD
377 If this variable is defined, U-Boot is linked against
378 the SLRE (Super Light Regular Expression) library,
379 which adds regex support to some commands, as for
380 example "env grep" and "setexpr".
a5ecbe62 381
c609719b 382- Watchdog:
6e7df1d1 383 CFG_SYS_WATCHDOG_FREQ
933ada56
RV
384 Some platforms automatically call WATCHDOG_RESET()
385 from the timer interrupt handler every
6e7df1d1 386 CFG_SYS_WATCHDOG_FREQ interrupts. If not set by the
933ada56 387 board configuration file, a default of CONFIG_SYS_HZ/2
6e7df1d1 388 (i.e. 500) is used. Setting CFG_SYS_WATCHDOG_FREQ
933ada56
RV
389 to 0 disables calling WATCHDOG_RESET() from the timer
390 interrupt.
391
e92739d3 392- GPIO Support:
65cc0e2a 393 The CFG_SYS_I2C_PCA953X_WIDTH option specifies a list of
5dec49ca
CP
394 chip-ngpio pairs that tell the PCA953X driver the number of
395 pins supported by a particular chip.
396
e92739d3
PT
397 Note that if the GPIO device uses I2C, then the I2C interface
398 must also be configured. See I2C Support, below.
399
aa53233a
SG
400- I/O tracing:
401 When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O
402 accesses and can checksum them or write a list of them out
403 to memory. See the 'iotrace' command for details. This is
404 useful for testing device drivers since it can confirm that
405 the driver behaves the same way before and after a code
406 change. Currently this is supported on sandbox and arm. To
407 add support for your architecture, add '#include <iotrace.h>'
408 to the bottom of arch/<arch>/include/asm/io.h and test.
409
410 Example output from the 'iotrace stats' command is below.
411 Note that if the trace buffer is exhausted, the checksum will
412 still continue to operate.
413
414 iotrace is enabled
415 Start: 10000000 (buffer start address)
416 Size: 00010000 (buffer size)
417 Offset: 00000120 (current buffer offset)
418 Output: 10000120 (start + offset)
419 Count: 00000018 (number of trace records)
420 CRC32: 9526fb66 (CRC32 of all trace records)
421
c609719b
WD
422- Timestamp Support:
423
43d9616c
WD
424 When CONFIG_TIMESTAMP is selected, the timestamp
425 (date and time) of an image is printed by image
426 commands like bootm or iminfo. This option is
602ad3b3 427 automatically enabled when you select CONFIG_CMD_DATE .
c609719b 428
923c46f9
KP
429- Partition Labels (disklabels) Supported:
430 Zero or more of the following:
431 CONFIG_MAC_PARTITION Apple's MacOS partition table.
923c46f9
KP
432 CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc.
433 CONFIG_EFI_PARTITION GPT partition table, common when EFI is the
434 bootloader. Note 2TB partition limit; see
435 disk/part_efi.c
c649e3c9 436 CONFIG_SCSI) you must configure support for at
923c46f9 437 least one non-MTD partition type as well.
c609719b 438
c609719b 439- NETWORK Support (PCI):
ce5207e1
KM
440 CONFIG_E1000_SPI
441 Utility code for direct access to the SPI bus on Intel 8257x.
442 This does not do anything useful unless you set at least one
443 of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC.
444
c609719b
WD
445 CONFIG_NATSEMI
446 Support for National dp83815 chips.
447
448 CONFIG_NS8382X
449 Support for National dp8382[01] gigabit chips.
450
45219c46 451- NETWORK Support (other):
efdd7319
RH
452 CONFIG_CALXEDA_XGMAC
453 Support for the Calxeda XGMAC device
454
3bb46d23 455 CONFIG_LAN91C96
45219c46
WD
456 Support for SMSC's LAN91C96 chips.
457
45219c46
WD
458 CONFIG_LAN91C96_USE_32_BIT
459 Define this to enable 32 bit addressing
460
6e7df1d1 461 CFG_SYS_DAVINCI_EMAC_PHY_COUNT
dc02bada
HS
462 Define this if you have more then 3 PHYs.
463
b3dbf4a5
ML
464 CONFIG_FTGMAC100
465 Support for Faraday's FTGMAC100 Gigabit SoC Ethernet
466
467 CONFIG_FTGMAC100_EGIGA
468 Define this to use GE link update with gigabit PHY.
469 Define this if FTGMAC100 is connected to gigabit PHY.
470 If your system has 10/100 PHY only, it might not occur
471 wrong behavior. Because PHY usually return timeout or
472 useless data when polling gigabit status and gigabit
473 control registers. This behavior won't affect the
474 correctnessof 10/100 link speed update.
475
3d0075fa
YS
476 CONFIG_SH_ETHER
477 Support for Renesas on-chip Ethernet controller
478
97148cb6 479 CFG_SH_ETHER_USE_PORT
3d0075fa
YS
480 Define the number of ports to be used
481
7c480bab 482 CFG_SH_ETHER_PHY_ADDR
3d0075fa
YS
483 Define the ETH PHY's address
484
ff53ecc3 485 CFG_SH_ETHER_CACHE_WRITEBACK
68260aab
YS
486 If this option is set, the driver enables cache flush.
487
5e124724 488- TPM Support:
90899cc0
CC
489 CONFIG_TPM
490 Support TPM devices.
491
0766ad2f
CR
492 CONFIG_TPM_TIS_INFINEON
493 Support for Infineon i2c bus TPM devices. Only one device
1b393db5
TWHT
494 per system is supported at this time.
495
1b393db5
TWHT
496 CONFIG_TPM_TIS_I2C_BURST_LIMITATION
497 Define the burst count bytes upper limit
498
3aa74088
CR
499 CONFIG_TPM_ST33ZP24
500 Support for STMicroelectronics TPM devices. Requires DM_TPM support.
501
502 CONFIG_TPM_ST33ZP24_I2C
503 Support for STMicroelectronics ST33ZP24 I2C devices.
504 Requires TPM_ST33ZP24 and I2C.
505
b75fdc11
CR
506 CONFIG_TPM_ST33ZP24_SPI
507 Support for STMicroelectronics ST33ZP24 SPI devices.
508 Requires TPM_ST33ZP24 and SPI.
509
c01939c7
DE
510 CONFIG_TPM_ATMEL_TWI
511 Support for Atmel TWI TPM device. Requires I2C support.
512
90899cc0 513 CONFIG_TPM_TIS_LPC
5e124724
VB
514 Support for generic parallel port TPM devices. Only one device
515 per system is supported at this time.
516
be6c1529
RP
517 CONFIG_TPM
518 Define this to enable the TPM support library which provides
519 functional interfaces to some TPM commands.
520 Requires support for a TPM device.
521
522 CONFIG_TPM_AUTH_SESSIONS
523 Define this to enable authorized functions in the TPM library.
524 Requires CONFIG_TPM and CONFIG_SHA1.
525
c609719b
WD
526- USB Support:
527 At the moment only the UHCI host controller is
064b55cf 528 supported (PIP405, MIP405); define
c609719b
WD
529 CONFIG_USB_UHCI to enable it.
530 define CONFIG_USB_KEYBOARD to enable the USB Keyboard
30d56fae 531 and define CONFIG_USB_STORAGE to enable the USB
c609719b
WD
532 storage devices.
533 Note:
534 Supported are USB Keyboards and USB Floppy drives
535 (TEAC FD-05PUB).
4d13cbad 536
6e9e0626
OT
537 CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2
538 HW module registers.
539
16c8d5e7
WD
540- USB Device:
541 Define the below if you wish to use the USB console.
542 Once firmware is rebuilt from a serial console issue the
543 command "setenv stdin usbtty; setenv stdout usbtty" and
11ccc33f 544 attach your USB cable. The Unix command "dmesg" should print
16c8d5e7
WD
545 it has found a new device. The environment variable usbtty
546 can be set to gserial or cdc_acm to enable your device to
386eda02 547 appear to a USB host as a Linux gserial device or a
16c8d5e7
WD
548 Common Device Class Abstract Control Model serial device.
549 If you select usbtty = gserial you should be able to enumerate
550 a Linux host by
551 # modprobe usbserial vendor=0xVendorID product=0xProductID
552 else if using cdc_acm, simply setting the environment
553 variable usbtty to be cdc_acm should suffice. The following
554 might be defined in YourBoardName.h
386eda02 555
386eda02 556 If you have a USB-IF assigned VendorID then you may wish to
16c8d5e7 557 define your own vendor specific values either in BoardName.h
386eda02 558 or directly in usbd_vendor_info.h. If you don't define
16c8d5e7
WD
559 CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME,
560 CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot
561 should pretend to be a Linux device to it's target host.
562
563 CONFIG_USBD_MANUFACTURER
564 Define this string as the name of your company for
565 - CONFIG_USBD_MANUFACTURER "my company"
386eda02 566
16c8d5e7
WD
567 CONFIG_USBD_PRODUCT_NAME
568 Define this string as the name of your product
569 - CONFIG_USBD_PRODUCT_NAME "acme usb device"
570
571 CONFIG_USBD_VENDORID
572 Define this as your assigned Vendor ID from the USB
573 Implementors Forum. This *must* be a genuine Vendor ID
574 to avoid polluting the USB namespace.
575 - CONFIG_USBD_VENDORID 0xFFFF
386eda02 576
16c8d5e7
WD
577 CONFIG_USBD_PRODUCTID
578 Define this as the unique Product ID
579 for your device
580 - CONFIG_USBD_PRODUCTID 0xFFFF
4d13cbad 581
d70a560f
IG
582- ULPI Layer Support:
583 The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via
584 the generic ULPI layer. The generic layer accesses the ULPI PHY
585 via the platform viewport, so you need both the genric layer and
586 the viewport enabled. Currently only Chipidea/ARC based
587 viewport is supported.
588 To enable the ULPI layer support, define CONFIG_USB_ULPI and
589 CONFIG_USB_ULPI_VIEWPORT in your board configuration file.
6d365ea0 590 If your ULPI phy needs a different reference clock than the
6e7df1d1 591 standard 24 MHz then you have to define CFG_ULPI_REF_CLK to
6d365ea0 592 the appropriate value in Hz.
c609719b 593
71f95118 594- MMC Support:
afb35666
YS
595 CONFIG_SH_MMCIF
596 Support for Renesas on-chip MMCIF controller
597
598 CONFIG_SH_MMCIF_ADDR
599 Define the base address of MMCIF registers
600
601 CONFIG_SH_MMCIF_CLK
602 Define the clock frequency for MMCIF
603
b3ba6e94 604- USB Device Firmware Update (DFU) class support:
bb4059a5 605 CONFIG_DFU_OVER_USB
b3ba6e94
TR
606 This enables the USB portion of the DFU USB class
607
c6631764
PA
608 CONFIG_DFU_NAND
609 This enables support for exposing NAND devices via DFU.
610
a9479f04
AM
611 CONFIG_DFU_RAM
612 This enables support for exposing RAM via DFU.
613 Note: DFU spec refer to non-volatile memory usage, but
614 allow usages beyond the scope of spec - here RAM usage,
615 one that would help mostly the developer.
616
e7e75c70
HS
617 CONFIG_SYS_DFU_DATA_BUF_SIZE
618 Dfu transfer uses a buffer before writing data to the
619 raw storage device. Make the size (in bytes) of this buffer
620 configurable. The size of this buffer is also configurable
621 through the "dfu_bufsiz" environment variable.
622
ea2453d5
PA
623 CONFIG_SYS_DFU_MAX_FILE_SIZE
624 When updating files rather than the raw storage device,
625 we use a static buffer to copy the file into and then write
626 the buffer once we've been given the whole file. Define
627 this to the maximum filesize (in bytes) for the buffer.
628 Default is 4 MiB if undefined.
629
001a8319
HS
630 DFU_DEFAULT_POLL_TIMEOUT
631 Poll timeout [ms], is the timeout a device can send to the
632 host. The host must wait for this timeout before sending
633 a subsequent DFU_GET_STATUS request to the device.
634
635 DFU_MANIFEST_POLL_TIMEOUT
636 Poll timeout [ms], which the device sends to the host when
637 entering dfuMANIFEST state. Host waits this timeout, before
638 sending again an USB request to the device.
639
c609719b 640- Keyboard Support:
39f615ed
SG
641 See Kconfig help for available keyboard drivers.
642
17ea1177 643- MII/PHY support:
17ea1177
WD
644 CONFIG_PHY_CLOCK_FREQ (ppc4xx)
645
646 The clock frequency of the MII bus
647
17ea1177
WD
648 CONFIG_PHY_CMD_DELAY (ppc4xx)
649
650 Some PHY like Intel LXT971A need extra delay after
651 command issued before MII status register can be read
652
c609719b
WD
653- BOOTP Recovery Mode:
654 CONFIG_BOOTP_RANDOM_DELAY
655
656 If you have many targets in a network that try to
657 boot using BOOTP, you may want to avoid that all
658 systems send out BOOTP requests at precisely the same
659 moment (which would happen for instance at recovery
660 from a power failure, when all systems will try to
661 boot, thus flooding the BOOTP server. Defining
662 CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be
663 inserted before sending out BOOTP requests. The
6c33c785 664 following delays are inserted then:
c609719b
WD
665
666 1st BOOTP request: delay 0 ... 1 sec
667 2nd BOOTP request: delay 0 ... 2 sec
668 3rd BOOTP request: delay 0 ... 4 sec
669 4th and following
670 BOOTP requests: delay 0 ... 8 sec
671
6e7df1d1 672 CFG_BOOTP_ID_CACHE_SIZE
92ac8acc
TR
673
674 BOOTP packets are uniquely identified using a 32-bit ID. The
675 server will copy the ID from client requests to responses and
676 U-Boot will use this to determine if it is the destination of
677 an incoming response. Some servers will check that addresses
678 aren't in use before handing them out (usually using an ARP
679 ping) and therefore take up to a few hundred milliseconds to
680 respond. Network congestion may also influence the time it
681 takes for a response to make it back to the client. If that
682 time is too long, U-Boot will retransmit requests. In order
683 to allow earlier responses to still be accepted after these
684 retransmissions, U-Boot's BOOTP client keeps a small cache of
6e7df1d1 685 IDs. The CFG_BOOTP_ID_CACHE_SIZE controls the size of this
92ac8acc
TR
686 cache. The default is to keep IDs for up to four outstanding
687 requests. Increasing this will allow U-Boot to accept offers
688 from a BOOTP client in networks with unusually high latency.
689
fe389a82 690- DHCP Advanced Options:
2c00e099 691
d22c338e
JH
692 - Link-local IP address negotiation:
693 Negotiate with other link-local clients on the local network
694 for an address that doesn't require explicit configuration.
695 This is especially useful if a DHCP server cannot be guaranteed
696 to exist in all environments that the device must operate.
697
698 See doc/README.link-local for more information.
699
24acb83d
PK
700 - MAC address from environment variables
701
702 FDT_SEQ_MACADDR_FROM_ENV
703
704 Fix-up device tree with MAC addresses fetched sequentially from
705 environment variables. This config work on assumption that
706 non-usable ethernet node of device-tree are either not present
707 or their status has been marked as "disabled".
708
a3d991bd 709 - CDP Options:
6e592385 710 CONFIG_CDP_DEVICE_ID
a3d991bd
WD
711
712 The device id used in CDP trigger frames.
713
714 CONFIG_CDP_DEVICE_ID_PREFIX
715
716 A two character string which is prefixed to the MAC address
717 of the device.
718
719 CONFIG_CDP_PORT_ID
720
721 A printf format string which contains the ascii name of
722 the port. Normally is set to "eth%d" which sets
11ccc33f 723 eth0 for the first Ethernet, eth1 for the second etc.
a3d991bd
WD
724
725 CONFIG_CDP_CAPABILITIES
726
727 A 32bit integer which indicates the device capabilities;
728 0x00000010 for a normal host which does not forwards.
729
730 CONFIG_CDP_VERSION
731
732 An ascii string containing the version of the software.
733
734 CONFIG_CDP_PLATFORM
735
736 An ascii string containing the name of the platform.
737
738 CONFIG_CDP_TRIGGER
739
740 A 32bit integer sent on the trigger.
741
742 CONFIG_CDP_POWER_CONSUMPTION
743
744 A 16bit integer containing the power consumption of the
745 device in .1 of milliwatts.
746
747 CONFIG_CDP_APPLIANCE_VLAN_TYPE
748
749 A byte containing the id of the VLAN.
750
79267edd 751- Status LED: CONFIG_LED_STATUS
c609719b
WD
752
753 Several configurations allow to display the current
754 status using a LED. For instance, the LED will blink
755 fast while running U-Boot code, stop blinking as
756 soon as a reply to a BOOTP request was received, and
757 start blinking slow once the Linux kernel is running
758 (supported by a status LED driver in the Linux
79267edd 759 kernel). Defining CONFIG_LED_STATUS enables this
c609719b
WD
760 feature in U-Boot.
761
1df7bbba
IG
762 Additional options:
763
79267edd 764 CONFIG_LED_STATUS_GPIO
1df7bbba
IG
765 The status LED can be connected to a GPIO pin.
766 In such cases, the gpio_led driver can be used as a
79267edd 767 status LED backend implementation. Define CONFIG_LED_STATUS_GPIO
1df7bbba
IG
768 to include the gpio_led driver in the U-Boot binary.
769
6e7df1d1 770 CFG_GPIO_LED_INVERTED_TABLE
9dfdcdfe
IG
771 Some GPIO connected LEDs may have inverted polarity in which
772 case the GPIO high value corresponds to LED off state and
773 GPIO low value corresponds to LED on state.
6e7df1d1 774 In such cases CFG_GPIO_LED_INVERTED_TABLE may be defined
9dfdcdfe
IG
775 with a list of GPIO LEDs that have inverted polarity.
776
55dabcc8 777- I2C Support:
cdc5ed8f 778 CFG_SYS_NUM_I2C_BUSES
945a18e6 779 Hold the number of i2c buses you want to use.
3f4978c7 780
d8964b3e 781 CFG_SYS_I2C_DIRECT_BUS
3f4978c7 782 define this, if you don't use i2c muxes on your hardware.
65cc0e2a 783 if CFG_SYS_I2C_MAX_HOPS is not defined or == 0 you can
3f4978c7
HS
784 omit this define.
785
65cc0e2a 786 CFG_SYS_I2C_MAX_HOPS
3f4978c7
HS
787 define how many muxes are maximal consecutively connected
788 on one i2c bus. If you not use i2c muxes, omit this
789 define.
790
65cc0e2a 791 CFG_SYS_I2C_BUSES
b445bbb4 792 hold a list of buses you want to use, only used if
d8964b3e 793 CFG_SYS_I2C_DIRECT_BUS is not defined, for example
65cc0e2a 794 a board with CFG_SYS_I2C_MAX_HOPS = 1 and
cdc5ed8f 795 CFG_SYS_NUM_I2C_BUSES = 9:
3f4978c7 796
65cc0e2a 797 CFG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \
3f4978c7
HS
798 {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \
799 {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \
800 {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \
801 {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \
802 {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \
803 {1, {I2C_NULL_HOP}}, \
804 {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \
805 {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \
806 }
807
808 which defines
809 bus 0 on adapter 0 without a mux
ea818dbb
HS
810 bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1
811 bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2
812 bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3
813 bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4
814 bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5
3f4978c7 815 bus 6 on adapter 1 without a mux
ea818dbb
HS
816 bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1
817 bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2
3f4978c7
HS
818
819 If you do not have i2c muxes on your board, omit this define.
820
ce3b5d69 821- Legacy I2C Support:
ea818dbb 822 If you use the software i2c interface (CONFIG_SYS_I2C_SOFT)
b37c7e5e
WD
823 then the following macros need to be defined (examples are
824 from include/configs/lwmon.h):
c609719b
WD
825
826 I2C_INIT
827
b37c7e5e 828 (Optional). Any commands necessary to enable the I2C
43d9616c 829 controller or configure ports.
c609719b 830
ba56f625 831 eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
b37c7e5e 832
c609719b
WD
833 I2C_ACTIVE
834
835 The code necessary to make the I2C data line active
836 (driven). If the data line is open collector, this
837 define can be null.
838
b37c7e5e
WD
839 eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
840
c609719b
WD
841 I2C_TRISTATE
842
843 The code necessary to make the I2C data line tri-stated
844 (inactive). If the data line is open collector, this
845 define can be null.
846
b37c7e5e
WD
847 eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
848
c609719b
WD
849 I2C_READ
850
472d5460
YS
851 Code that returns true if the I2C data line is high,
852 false if it is low.
c609719b 853
b37c7e5e
WD
854 eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
855
c609719b
WD
856 I2C_SDA(bit)
857
472d5460
YS
858 If <bit> is true, sets the I2C data line high. If it
859 is false, it clears it (low).
c609719b 860
b37c7e5e 861 eg: #define I2C_SDA(bit) \
2535d602 862 if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
ba56f625 863 else immr->im_cpm.cp_pbdat &= ~PB_SDA
b37c7e5e 864
c609719b
WD
865 I2C_SCL(bit)
866
472d5460
YS
867 If <bit> is true, sets the I2C clock line high. If it
868 is false, it clears it (low).
c609719b 869
b37c7e5e 870 eg: #define I2C_SCL(bit) \
2535d602 871 if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
ba56f625 872 else immr->im_cpm.cp_pbdat &= ~PB_SCL
b37c7e5e 873
c609719b
WD
874 I2C_DELAY
875
876 This delay is invoked four times per clock cycle so this
877 controls the rate of data transfer. The data rate thus
b37c7e5e 878 is 1 / (I2C_DELAY * 4). Often defined to be something
945af8d7
WD
879 like:
880
b37c7e5e 881 #define I2C_DELAY udelay(2)
c609719b 882
793b5726
MF
883 CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA
884
885 If your arch supports the generic GPIO framework (asm/gpio.h),
886 then you may alternatively define the two GPIOs that are to be
887 used as SCL / SDA. Any of the previous I2C_xxx macros will
888 have GPIO-based defaults assigned to them as appropriate.
889
890 You should define these to the GPIO value as given directly to
891 the generic GPIO functions.
892
e06b9b8d 893 CFG_I2C_MULTI_BUS
bb99ad6d
BW
894
895 This option allows the use of multiple I2C buses, each of which
c0f40859
WD
896 must have a controller. At any point in time, only one bus is
897 active. To switch to a different bus, use the 'i2c dev' command.
bb99ad6d
BW
898 Note that bus numbering is zero-based.
899
65cc0e2a 900 CFG_SYS_I2C_NOPROBES
bb99ad6d
BW
901
902 This option specifies a list of I2C devices that will be skipped
1353b25e 903 when the 'i2c probe' command is issued.
bb99ad6d
BW
904
905 e.g.
65cc0e2a 906 #define CFG_SYS_I2C_NOPROBES {0x50,0x68}
bb99ad6d
BW
907
908 will skip addresses 0x50 and 0x68 on a board with one I2C bus
909
65cc0e2a 910 CFG_SYS_RTC_BUS_NUM
0dc018ec
SR
911
912 If defined, then this indicates the I2C bus number for the RTC.
913 If not defined, then U-Boot assumes that RTC is on I2C bus 0.
914
2ac6985a
AD
915 CONFIG_SOFT_I2C_READ_REPEATED_START
916
917 defining this will force the i2c_read() function in
918 the soft_i2c driver to perform an I2C repeated start
919 between writing the address pointer and reading the
920 data. If this define is omitted the default behaviour
921 of doing a stop-start sequence will be used. Most I2C
922 devices can use either method, but some require one or
923 the other.
be5e6181 924
c609719b
WD
925- SPI Support: CONFIG_SPI
926
927 Enables SPI driver (so far only tested with
928 SPI EEPROM, also an instance works with Crystal A/D and
929 D/As on the SACSng board)
930
6e7df1d1 931 CFG_SYS_SPI_MXC_WAIT
f659b573
HS
932 Timeout for waiting until spi transfer completed.
933 default: (CONFIG_SYS_HZ/100) /* 10 ms */
934
0133502e 935- FPGA Support: CONFIG_FPGA
c609719b 936
0133502e
MF
937 Enables FPGA subsystem.
938
939 CONFIG_FPGA_<vendor>
940
941 Enables support for specific chip vendors.
942 (ALTERA, XILINX)
c609719b 943
0133502e 944 CONFIG_FPGA_<family>
c609719b 945
0133502e
MF
946 Enables support for FPGA family.
947 (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX)
948
6d0f6bcf 949 CONFIG_SYS_FPGA_CHECK_BUSY
c609719b 950
43d9616c
WD
951 Enable checks on FPGA configuration interface busy
952 status by the configuration function. This option
953 will require a board or device specific function to
954 be written.
c609719b 955
72fc2645 956 CFG_FPGA_DELAY
c609719b
WD
957
958 If defined, a function that provides delays in the FPGA
959 configuration driver.
960
6e7df1d1 961 CFG_SYS_FPGA_CHECK_ERROR
c609719b 962
43d9616c
WD
963 Check for configuration errors during FPGA bitfile
964 loading. For example, abort during Virtex II
965 configuration if the INIT_B line goes low (which
966 indicated a CRC error).
c609719b 967
65cc0e2a 968 CFG_SYS_FPGA_WAIT_INIT
c609719b 969
b445bbb4
JM
970 Maximum time to wait for the INIT_B line to de-assert
971 after PROB_B has been de-asserted during a Virtex II
43d9616c 972 FPGA configuration sequence. The default time is 500
11ccc33f 973 ms.
c609719b 974
65cc0e2a 975 CFG_SYS_FPGA_WAIT_BUSY
c609719b 976
b445bbb4 977 Maximum time to wait for BUSY to de-assert during
11ccc33f 978 Virtex II FPGA configuration. The default is 5 ms.
c609719b 979
65cc0e2a 980 CFG_SYS_FPGA_WAIT_CONFIG
c609719b 981
43d9616c 982 Time to wait after FPGA configuration. The default is
11ccc33f 983 200 ms.
c609719b 984
c609719b
WD
985- Vendor Parameter Protection:
986
43d9616c
WD
987 U-Boot considers the values of the environment
988 variables "serial#" (Board Serial Number) and
7152b1d0 989 "ethaddr" (Ethernet Address) to be parameters that
43d9616c
WD
990 are set once by the board vendor / manufacturer, and
991 protects these variables from casual modification by
992 the user. Once set, these variables are read-only,
993 and write or delete attempts are rejected. You can
11ccc33f 994 change this behaviour:
c609719b
WD
995
996 If CONFIG_ENV_OVERWRITE is #defined in your config
997 file, the write protection for vendor parameters is
47cd00fa 998 completely disabled. Anybody can change or delete
c609719b
WD
999 these parameters.
1000
2598090b
JH
1001 The same can be accomplished in a more flexible way
1002 for any variable by configuring the type of access
1003 to allow for those variables in the ".flags" variable
acf29d8c 1004 or define CFG_ENV_FLAGS_LIST_STATIC.
2598090b 1005
c609719b 1006- Protected RAM:
7c5c137c 1007 CFG_PRAM
c609719b
WD
1008
1009 Define this variable to enable the reservation of
1010 "protected RAM", i. e. RAM which is not overwritten
7c5c137c 1011 by U-Boot. Define CFG_PRAM to hold the number of
c609719b
WD
1012 kB you want to reserve for pRAM. You can overwrite
1013 this default value by defining an environment
1014 variable "pram" to the number of kB you want to
1015 reserve. Note that the board info structure will
1016 still show the full amount of RAM. If pRAM is
1017 reserved, a new environment variable "mem" will
1018 automatically be defined to hold the amount of
1019 remaining RAM in a form that can be passed as boot
1020 argument to Linux, for instance like that:
1021
fe126d8b 1022 setenv bootargs ... mem=\${mem}
c609719b
WD
1023 saveenv
1024
1025 This way you can tell Linux not to use this memory,
1026 either, which results in a memory region that will
1027 not be affected by reboots.
1028
1029 *WARNING* If your board configuration uses automatic
1030 detection of the RAM size, you must make sure that
1031 this memory test is non-destructive. So far, the
1032 following board configurations are known to be
1033 "pRAM-clean":
1034
5b8e76c3 1035 IVMS8, IVML24, SPD8xx,
1b0757ec 1036 HERMES, IP860, RPXlite, LWMON,
2eb48ff7 1037 FLAGADM
c609719b
WD
1038
1039- Error Recovery:
c609719b
WD
1040 Note:
1041
8bde7f77
WD
1042 In the current implementation, the local variables
1043 space and global environment variables space are
1044 separated. Local variables are those you define by
1045 simply typing `name=value'. To access a local
1046 variable later on, you have write `$name' or
1047 `${name}'; to execute the contents of a variable
1048 directly type `$name' at the command prompt.
c609719b 1049
43d9616c
WD
1050 Global environment variables are those you use
1051 setenv/printenv to work with. To run a command stored
1052 in such a variable, you need to use the run command,
1053 and you must not use the '$' sign to access them.
c609719b
WD
1054
1055 To store commands and special characters in a
1056 variable, please use double quotation marks
1057 surrounding the whole text of the variable, instead
1058 of the backslashes before semicolons and special
1059 symbols.
1060
a8c7c708 1061- Default Environment:
0613c36a 1062 CFG_EXTRA_ENV_SETTINGS
c609719b 1063
43d9616c
WD
1064 Define this to contain any number of null terminated
1065 strings (variable = value pairs) that will be part of
7152b1d0 1066 the default environment compiled into the boot image.
2262cfee 1067
43d9616c
WD
1068 For example, place something like this in your
1069 board's config file:
c609719b 1070
0613c36a 1071 #define CFG_EXTRA_ENV_SETTINGS \
c609719b
WD
1072 "myvar1=value1\0" \
1073 "myvar2=value2\0"
1074
43d9616c
WD
1075 Warning: This method is based on knowledge about the
1076 internal format how the environment is stored by the
1077 U-Boot code. This is NOT an official, exported
1078 interface! Although it is unlikely that this format
7152b1d0 1079 will change soon, there is no guarantee either.
c609719b
WD
1080 You better know what you are doing here.
1081
43d9616c
WD
1082 Note: overly (ab)use of the default environment is
1083 discouraged. Make sure to check other ways to preset
74de7aef 1084 the environment like the "source" command or the
43d9616c 1085 boot command first.
c609719b 1086
06fd8538
SG
1087 CONFIG_DELAY_ENVIRONMENT
1088
1089 Normally the environment is loaded when the board is
b445bbb4 1090 initialised so that it is available to U-Boot. This inhibits
06fd8538
SG
1091 that so that the environment is not available until
1092 explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL
1093 this is instead controlled by the value of
1094 /config/load-environment.
1095
cccfc2ab
DZ
1096- Automatic software updates via TFTP server
1097 CONFIG_UPDATE_TFTP
1098 CONFIG_UPDATE_TFTP_CNT_MAX
1099 CONFIG_UPDATE_TFTP_MSEC_MAX
1100
1101 These options enable and control the auto-update feature;
1102 for a more detailed description refer to doc/README.update.
1103
1104- MTD Support (mtdparts command, UBI support)
ff94bc40
HS
1105 CONFIG_MTD_UBI_WL_THRESHOLD
1106 This parameter defines the maximum difference between the highest
1107 erase counter value and the lowest erase counter value of eraseblocks
1108 of UBI devices. When this threshold is exceeded, UBI starts performing
1109 wear leveling by means of moving data from eraseblock with low erase
1110 counter to eraseblocks with high erase counter.
1111
1112 The default value should be OK for SLC NAND flashes, NOR flashes and
1113 other flashes which have eraseblock life-cycle 100000 or more.
1114 However, in case of MLC NAND flashes which typically have eraseblock
1115 life-cycle less than 10000, the threshold should be lessened (e.g.,
1116 to 128 or 256, although it does not have to be power of 2).
1117
1118 default: 4096
c654b517 1119
ff94bc40
HS
1120 CONFIG_MTD_UBI_BEB_LIMIT
1121 This option specifies the maximum bad physical eraseblocks UBI
1122 expects on the MTD device (per 1024 eraseblocks). If the
1123 underlying flash does not admit of bad eraseblocks (e.g. NOR
1124 flash), this value is ignored.
1125
1126 NAND datasheets often specify the minimum and maximum NVM
1127 (Number of Valid Blocks) for the flashes' endurance lifetime.
1128 The maximum expected bad eraseblocks per 1024 eraseblocks
1129 then can be calculated as "1024 * (1 - MinNVB / MaxNVB)",
1130 which gives 20 for most NANDs (MaxNVB is basically the total
1131 count of eraseblocks on the chip).
1132
1133 To put it differently, if this value is 20, UBI will try to
1134 reserve about 1.9% of physical eraseblocks for bad blocks
1135 handling. And that will be 1.9% of eraseblocks on the entire
1136 NAND chip, not just the MTD partition UBI attaches. This means
1137 that if you have, say, a NAND flash chip admits maximum 40 bad
1138 eraseblocks, and it is split on two MTD partitions of the same
1139 size, UBI will reserve 40 eraseblocks when attaching a
1140 partition.
1141
1142 default: 20
1143
1144 CONFIG_MTD_UBI_FASTMAP
1145 Fastmap is a mechanism which allows attaching an UBI device
1146 in nearly constant time. Instead of scanning the whole MTD device it
1147 only has to locate a checkpoint (called fastmap) on the device.
1148 The on-flash fastmap contains all information needed to attach
1149 the device. Using fastmap makes only sense on large devices where
1150 attaching by scanning takes long. UBI will not automatically install
1151 a fastmap on old images, but you can set the UBI parameter
1152 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT to 1 if you want so. Please note
1153 that fastmap-enabled images are still usable with UBI implementations
1154 without fastmap support. On typical flash devices the whole fastmap
1155 fits into one PEB. UBI will reserve PEBs to hold two fastmaps.
1156
1157 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT
1158 Set this parameter to enable fastmap automatically on images
1159 without a fastmap.
1160 default: 0
1161
0195a7bb
HS
1162 CONFIG_MTD_UBI_FM_DEBUG
1163 Enable UBI fastmap debug
1164 default: 0
1165
6a11cf48 1166- SPL framework
04e5ae79
WD
1167 CONFIG_SPL
1168 Enable building of SPL globally.
6a11cf48 1169
8c80eb3b
AA
1170 CONFIG_SPL_PANIC_ON_RAW_IMAGE
1171 When defined, SPL will panic() if the image it has
1172 loaded does not have a signature.
1173 Defining this is useful when code which loads images
1174 in SPL cannot guarantee that absolutely all read errors
1175 will be caught.
1176 An example is the LPC32XX MLC NAND driver, which will
1177 consider that a completely unreadable NAND block is bad,
1178 and thus should be skipped silently.
1179
861a86f4
TR
1180 CONFIG_SPL_DISPLAY_PRINT
1181 For ARM, enable an optional function to print more information
1182 about the running system.
1183
06f60ae3
SW
1184 CONFIG_SPL_MPC83XX_WAIT_FOR_NAND
1185 Set this for NAND SPL on PPC mpc83xx targets, so that
1186 start.S waits for the rest of the SPL to load before
1187 continuing (the hardware starts execution after just
1188 loading the first page rather than the full 4K).
1189
6f4e7d3c
TG
1190 CONFIG_SPL_UBI
1191 Support for a lightweight UBI (fastmap) scanner and
1192 loader
1193
95579793
TR
1194 CONFIG_SYS_NAND_5_ADDR_CYCLE, CONFIG_SYS_NAND_PAGE_COUNT,
1195 CONFIG_SYS_NAND_PAGE_SIZE, CONFIG_SYS_NAND_OOBSIZE,
1196 CONFIG_SYS_NAND_BLOCK_SIZE, CONFIG_SYS_NAND_BAD_BLOCK_POS,
4e590945
TR
1197 CFG_SYS_NAND_ECCPOS, CFG_SYS_NAND_ECCSIZE,
1198 CFG_SYS_NAND_ECCBYTES
95579793 1199 Defines the size and behavior of the NAND that SPL uses
7d4b7955 1200 to read U-Boot
95579793 1201
4e590945 1202 CFG_SYS_NAND_U_BOOT_DST
7d4b7955
SW
1203 Location in memory to load U-Boot to
1204
4e590945 1205 CFG_SYS_NAND_U_BOOT_SIZE
7d4b7955 1206 Size of image to load
95579793 1207
4e590945 1208 CFG_SYS_NAND_U_BOOT_START
7d4b7955 1209 Entry point in loaded image to jump to
95579793 1210
c57b953d
PM
1211 CONFIG_SPL_RAM_DEVICE
1212 Support for running image already present in ram, in SPL binary
6a11cf48 1213
b527b9c6 1214 CONFIG_SPL_FIT_PRINT
87ebee39
SG
1215 Printing information about a FIT image adds quite a bit of
1216 code to SPL. So this is normally disabled in SPL. Use this
1217 option to re-enable it. This will affect the output of the
1218 bootm command when booting a FIT image.
1219
a8c7c708
WD
1220- Interrupt support (PPC):
1221
d4ca31c4
WD
1222 There are common interrupt_init() and timer_interrupt()
1223 for all PPC archs. interrupt_init() calls interrupt_init_cpu()
11ccc33f 1224 for CPU specific initialization. interrupt_init_cpu()
d4ca31c4 1225 should set decrementer_count to appropriate value. If
11ccc33f 1226 CPU resets decrementer automatically after interrupt
d4ca31c4 1227 (ppc4xx) it should set decrementer_count to zero.
11ccc33f 1228 timer_interrupt() calls timer_interrupt_cpu() for CPU
d4ca31c4
WD
1229 specific handling. If board has watchdog / status_led
1230 / other_activity_monitor it works automatically from
1231 general timer_interrupt().
a8c7c708 1232
c609719b 1233
9660e442
HR
1234Board initialization settings:
1235------------------------------
1236
1237During Initialization u-boot calls a number of board specific functions
1238to allow the preparation of board specific prerequisites, e.g. pin setup
1239before drivers are initialized. To enable these callbacks the
1240following configuration macros have to be defined. Currently this is
1241architecture specific, so please check arch/your_architecture/lib/board.c
1242typically in board_init_f() and board_init_r().
1243
1244- CONFIG_BOARD_EARLY_INIT_F: Call board_early_init_f()
1245- CONFIG_BOARD_EARLY_INIT_R: Call board_early_init_r()
1246- CONFIG_BOARD_LATE_INIT: Call board_late_init()
c609719b 1247
c609719b
WD
1248Configuration Settings:
1249-----------------------
1250
4d979bfd 1251- MEM_SUPPORT_64BIT_DATA: Defined automatically if compiled as 64-bit.
4d1fd7f1
YS
1252 Optionally it can be defined to support 64-bit memory commands.
1253
6d0f6bcf 1254- CONFIG_SYS_LONGHELP: Defined when you want long help messages included;
c609719b
WD
1255 undefine this when you're short of memory.
1256
6e7df1d1 1257- CFG_SYS_HELP_CMD_WIDTH: Defined when you want to override the default
2fb2604d
PT
1258 width of the commands listed in the 'help' command output.
1259
6d0f6bcf 1260- CONFIG_SYS_PROMPT: This is what U-Boot prints on the console to
c609719b
WD
1261 prompt for user input.
1262
65cc0e2a 1263- CFG_SYS_BAUDRATE_TABLE:
c609719b
WD
1264 List of legal baudrate settings for this board.
1265
65cc0e2a 1266- CFG_SYS_MEM_RESERVE_SECURE
e61a7534 1267 Only implemented for ARMv8 for now.
65cc0e2a 1268 If defined, the size of CFG_SYS_MEM_RESERVE_SECURE memory
e8149522
YS
1269 is substracted from total RAM and won't be reported to OS.
1270 This memory can be used as secure memory. A variable
e61a7534 1271 gd->arch.secure_ram is used to track the location. In systems
e8149522
YS
1272 the RAM base is not zero, or RAM is divided into banks,
1273 this variable needs to be recalcuated to get the address.
1274
aa6e94de 1275- CFG_SYS_SDRAM_BASE:
c609719b
WD
1276 Physical start address of SDRAM. _Must_ be 0 here.
1277
65cc0e2a 1278- CFG_SYS_FLASH_BASE:
c609719b
WD
1279 Physical start address of Flash memory.
1280
6d0f6bcf 1281- CONFIG_SYS_MALLOC_LEN:
c609719b
WD
1282 Size of DRAM reserved for malloc() use.
1283
65cc0e2a 1284- CFG_SYS_BOOTMAPSZ:
c609719b
WD
1285 Maximum size of memory mapped by the startup code of
1286 the Linux kernel; all data that must be processed by
7d721e34
BS
1287 the Linux kernel (bd_info, boot arguments, FDT blob if
1288 used) must be put below this limit, unless "bootm_low"
1bce2aeb 1289 environment variable is defined and non-zero. In such case
7d721e34 1290 all data for the Linux kernel must be between "bootm_low"
65cc0e2a 1291 and "bootm_low" + CFG_SYS_BOOTMAPSZ. The environment
c3624e6e 1292 variable "bootm_mapsize" will override the value of
65cc0e2a 1293 CFG_SYS_BOOTMAPSZ. If CFG_SYS_BOOTMAPSZ is undefined,
c3624e6e 1294 then the value in "bootm_size" will be used instead.
c609719b 1295
fca43cc8
JR
1296- CONFIG_SYS_BOOT_GET_CMDLINE:
1297 Enables allocating and saving kernel cmdline in space between
1298 "bootm_low" and "bootm_low" + BOOTMAPSZ.
1299
1300- CONFIG_SYS_BOOT_GET_KBD:
1301 Enables allocating and saving a kernel copy of the bd_info in
1302 space between "bootm_low" and "bootm_low" + BOOTMAPSZ.
1303
6d0f6bcf 1304- CONFIG_SYS_FLASH_PROTECTION
8564acf9
WD
1305 If defined, hardware flash sectors protection is used
1306 instead of U-Boot software protection.
1307
6d0f6bcf 1308- CONFIG_SYS_FLASH_CFI:
43d9616c 1309 Define if the flash driver uses extra elements in the
5653fc33
WD
1310 common flash structure for storing flash geometry.
1311
00b1883a 1312- CONFIG_FLASH_CFI_DRIVER
5653fc33
WD
1313 This option also enables the building of the cfi_flash driver
1314 in the drivers directory
c609719b 1315
91809ed5
PZ
1316- CONFIG_FLASH_CFI_MTD
1317 This option enables the building of the cfi_mtd driver
1318 in the drivers directory. The driver exports CFI flash
1319 to the MTD layer.
1320
6d0f6bcf 1321- CONFIG_SYS_FLASH_USE_BUFFER_WRITE
96ef831f
GL
1322 Use buffered writes to flash.
1323
2598090b 1324- CONFIG_ENV_FLAGS_LIST_DEFAULT
acf29d8c 1325- CFG_ENV_FLAGS_LIST_STATIC
1bce2aeb 1326 Enable validation of the values given to environment variables when
2598090b
JH
1327 calling env set. Variables can be restricted to only decimal,
1328 hexadecimal, or boolean. If CONFIG_CMD_NET is also defined,
1329 the variables can also be restricted to IP address or MAC address.
1330
1331 The format of the list is:
1332 type_attribute = [s|d|x|b|i|m]
b445bbb4
JM
1333 access_attribute = [a|r|o|c]
1334 attributes = type_attribute[access_attribute]
2598090b
JH
1335 entry = variable_name[:attributes]
1336 list = entry[,list]
1337
1338 The type attributes are:
1339 s - String (default)
1340 d - Decimal
1341 x - Hexadecimal
1342 b - Boolean ([1yYtT|0nNfF])
1343 i - IP address
1344 m - MAC address
1345
267541f7
JH
1346 The access attributes are:
1347 a - Any (default)
1348 r - Read-only
1349 o - Write-once
1350 c - Change-default
1351
2598090b
JH
1352 - CONFIG_ENV_FLAGS_LIST_DEFAULT
1353 Define this to a list (string) to define the ".flags"
b445bbb4 1354 environment variable in the default or embedded environment.
2598090b 1355
acf29d8c 1356 - CFG_ENV_FLAGS_LIST_STATIC
2598090b
JH
1357 Define this to a list (string) to define validation that
1358 should be done if an entry is not found in the ".flags"
1359 environment variable. To override a setting in the static
1360 list, simply add an entry for the same variable name to the
1361 ".flags" variable.
1362
bdf1fe4e
JH
1363 If CONFIG_REGEX is defined, the variable_name above is evaluated as a
1364 regular expression. This allows multiple variables to define the same
1365 flags without explicitly listing them for each variable.
1366
c609719b
WD
1367The following definitions that deal with the placement and management
1368of environment data (variable area); in general, we support the
1369following configurations:
1370
c609719b 1371BE CAREFUL! The first access to the environment happens quite early
b445bbb4 1372in U-Boot initialization (when we try to get the setting of for the
11ccc33f 1373console baudrate). You *MUST* have mapped your NVRAM area then, or
c609719b
WD
1374U-Boot will hang.
1375
1376Please note that even with NVRAM we still use a copy of the
1377environment in RAM: we could work on NVRAM directly, but we want to
1378keep settings there always unmodified except somebody uses "saveenv"
1379to save the current settings.
1380
0a85a9e7
LG
1381BE CAREFUL! For some special cases, the local device can not use
1382"saveenv" command. For example, the local device will get the
fc54c7fa
LG
1383environment stored in a remote NOR flash by SRIO or PCIE link,
1384but it can not erase, write this NOR flash by SRIO or PCIE interface.
0a85a9e7 1385
b74ab737
GL
1386- CONFIG_NAND_ENV_DST
1387
1388 Defines address in RAM to which the nand_spl code should copy the
1389 environment. If redundant environment is used, it will be copied to
1390 CONFIG_NAND_ENV_DST + CONFIG_ENV_SIZE.
1391
e881cb56 1392Please note that the environment is read-only until the monitor
c609719b 1393has been relocated to RAM and a RAM copy of the environment has been
00caae6d 1394created; also, when using EEPROM you will have to use env_get_f()
c609719b
WD
1395until then to read environment variables.
1396
85ec0bcc
WD
1397The environment is protected by a CRC32 checksum. Before the monitor
1398is relocated into RAM, as a result of a bad CRC you will be working
1399with the compiled-in default environment - *silently*!!! [This is
1400necessary, because the first environment variable we need is the
1401"baudrate" setting for the console - if we have a bad CRC, we don't
1402have any device yet where we could complain.]
c609719b
WD
1403
1404Note: once the monitor has been relocated, then it will complain if
1405the default environment is used; a new CRC is computed as soon as you
85ec0bcc 1406use the "saveenv" command to store a valid environment.
c609719b 1407
6d0f6bcf 1408- CONFIG_SYS_FAULT_MII_ADDR:
42d1f039 1409 MII address of the PHY to check for the Ethernet link state.
c609719b 1410
b2b92f53
SG
1411- CONFIG_DISPLAY_BOARDINFO
1412 Display information about the board that U-Boot is running on
1413 when U-Boot starts up. The board function checkboard() is called
1414 to do this.
1415
e2e3e2b1
SG
1416- CONFIG_DISPLAY_BOARDINFO_LATE
1417 Similar to the previous option, but display this information
1418 later, once stdio is running and output goes to the LCD, if
1419 present.
1420
c609719b 1421Low Level (hardware related) configuration options:
dc7c9a1a 1422---------------------------------------------------
c609719b 1423
6d0f6bcf 1424- CONFIG_SYS_CACHELINE_SIZE:
c609719b
WD
1425 Cache Line Size of the CPU.
1426
e46fedfe
TT
1427- CONFIG_SYS_CCSRBAR_DEFAULT:
1428 Default (power-on reset) physical address of CCSR on Freescale
1429 PowerPC SOCs.
1430
65cc0e2a 1431- CFG_SYS_CCSRBAR:
e46fedfe
TT
1432 Virtual address of CCSR. On a 32-bit build, this is typically
1433 the same value as CONFIG_SYS_CCSRBAR_DEFAULT.
1434
65cc0e2a 1435- CFG_SYS_CCSRBAR_PHYS:
e46fedfe
TT
1436 Physical address of CCSR. CCSR can be relocated to a new
1437 physical address, if desired. In this case, this macro should
c0f40859 1438 be set to that address. Otherwise, it should be set to the
e46fedfe
TT
1439 same value as CONFIG_SYS_CCSRBAR_DEFAULT. For example, CCSR
1440 is typically relocated on 36-bit builds. It is recommended
1441 that this macro be defined via the _HIGH and _LOW macros:
1442
65cc0e2a
TR
1443 #define CFG_SYS_CCSRBAR_PHYS ((CFG_SYS_CCSRBAR_PHYS_HIGH
1444 * 1ull) << 32 | CFG_SYS_CCSRBAR_PHYS_LOW)
e46fedfe 1445
65cc0e2a
TR
1446- CFG_SYS_CCSRBAR_PHYS_HIGH:
1447 Bits 33-36 of CFG_SYS_CCSRBAR_PHYS. This value is typically
4cf2609b 1448 either 0 (32-bit build) or 0xF (36-bit build). This macro is
e46fedfe
TT
1449 used in assembly code, so it must not contain typecasts or
1450 integer size suffixes (e.g. "ULL").
1451
65cc0e2a
TR
1452- CFG_SYS_CCSRBAR_PHYS_LOW:
1453 Lower 32-bits of CFG_SYS_CCSRBAR_PHYS. This macro is
e46fedfe
TT
1454 used in assembly code, so it must not contain typecasts or
1455 integer size suffixes (e.g. "ULL").
1456
6d0f6bcf 1457- CONFIG_SYS_IMMR: Physical address of the Internal Memory.
efe2a4d5 1458 DO NOT CHANGE unless you know exactly what you're
907208c4 1459 doing! (11-4) [MPC8xx systems only]
c609719b 1460
65cc0e2a 1461- CFG_SYS_INIT_RAM_ADDR:
c609719b 1462
7152b1d0 1463 Start address of memory area that can be used for
c609719b
WD
1464 initial data and stack; please note that this must be
1465 writable memory that is working WITHOUT special
1466 initialization, i. e. you CANNOT use normal RAM which
1467 will become available only after programming the
1468 memory controller and running certain initialization
1469 sequences.
1470
1471 U-Boot uses the following memory types:
907208c4 1472 - MPC8xx: IMMR (internal memory of the CPU)
c609719b 1473
6d0f6bcf 1474- CONFIG_SYS_SCCR: System Clock and reset Control Register (15-27)
c609719b 1475
6d0f6bcf 1476- CONFIG_SYS_OR_TIMING_SDRAM:
c609719b
WD
1477 SDRAM timing
1478
a09b9b68
KG
1479- CONFIG_SYS_SRIOn_MEM_VIRT:
1480 Virtual Address of SRIO port 'n' memory region
1481
62f9b654 1482- CONFIG_SYS_SRIOn_MEM_PHYxS:
a09b9b68
KG
1483 Physical Address of SRIO port 'n' memory region
1484
1485- CONFIG_SYS_SRIOn_MEM_SIZE:
1486 Size of SRIO port 'n' memory region
1487
66bd1846
FE
1488- CONFIG_SYS_NAND_BUSWIDTH_16BIT
1489 Defined to tell the NAND controller that the NAND chip is using
1490 a 16 bit bus.
1491 Not all NAND drivers use this symbol.
a430e916 1492 Example of drivers that use it:
a430fa06
MR
1493 - drivers/mtd/nand/raw/ndfc.c
1494 - drivers/mtd/nand/raw/mxc_nand.c
eced4626
AW
1495
1496- CONFIG_SYS_NDFC_EBC0_CFG
1497 Sets the EBC0_CFG register for the NDFC. If not defined
1498 a default value will be used.
1499
6d0f6bcf 1500- CONFIG_SYS_SPD_BUS_NUM
218ca724
WD
1501 If SPD EEPROM is on an I2C bus other than the first
1502 one, specify here. Note that the value must resolve
1503 to something your driver can deal with.
bb99ad6d 1504
6f5e1dc5
YS
1505- CONFIG_FSL_DDR_INTERACTIVE
1506 Enable interactive DDR debugging. See doc/README.fsl-ddr.
1507
e32d59a2
YS
1508- CONFIG_FSL_DDR_SYNC_REFRESH
1509 Enable sync of refresh for multiple controllers.
1510
4516ff81
YS
1511- CONFIG_FSL_DDR_BIST
1512 Enable built-in memory test for Freescale DDR controllers.
1513
c26e454d
WD
1514- CONFIG_RMII
1515 Enable RMII mode for all FECs.
1516 Note that this is a global option, we can't
1517 have one FEC in standard MII mode and another in RMII mode.
1518
5cf91d6b
WD
1519- CONFIG_CRC32_VERIFY
1520 Add a verify option to the crc32 command.
1521 The syntax is:
1522
1523 => crc32 -v <address> <count> <crc32>
1524
1525 Where address/count indicate a memory area
1526 and crc32 is the correct crc32 which the
1527 area should have.
1528
56523f12
WD
1529- CONFIG_LOOPW
1530 Add the "loopw" memory command. This only takes effect if
493f420e 1531 the memory commands are activated globally (CONFIG_CMD_MEMORY).
56523f12 1532
72732318 1533- CONFIG_CMD_MX_CYCLIC
7b466641
SR
1534 Add the "mdc" and "mwc" memory commands. These are cyclic
1535 "md/mw" commands.
1536 Examples:
1537
efe2a4d5 1538 => mdc.b 10 4 500
7b466641
SR
1539 This command will print 4 bytes (10,11,12,13) each 500 ms.
1540
efe2a4d5 1541 => mwc.l 100 12345678 10
7b466641
SR
1542 This command will write 12345678 to address 100 all 10 ms.
1543
efe2a4d5 1544 This only takes effect if the memory commands are activated
493f420e 1545 globally (CONFIG_CMD_MEMORY).
7b466641 1546
401bb30b 1547- CONFIG_SPL_BUILD
32f2ca2a
TH
1548 Set when the currently-running compilation is for an artifact
1549 that will end up in the SPL (as opposed to the TPL or U-Boot
1550 proper). Code that needs stage-specific behavior should check
1551 this.
400558b5 1552
3aa29de0 1553- CONFIG_TPL_BUILD
32f2ca2a
TH
1554 Set when the currently-running compilation is for an artifact
1555 that will end up in the TPL (as opposed to the SPL or U-Boot
1556 proper). Code that needs stage-specific behavior should check
1557 this.
3aa29de0 1558
4213fc29
SG
1559- CONFIG_ARCH_MAP_SYSMEM
1560 Generally U-Boot (and in particular the md command) uses
1561 effective address. It is therefore not necessary to regard
1562 U-Boot address as virtual addresses that need to be translated
1563 to physical addresses. However, sandbox requires this, since
1564 it maintains its own little RAM buffer which contains all
1565 addressable memory. This option causes some memory accesses
1566 to be mapped through map_sysmem() / unmap_sysmem().
1567
588a13f7
SG
1568- CONFIG_X86_RESET_VECTOR
1569 If defined, the x86 reset vector code is included. This is not
1570 needed when U-Boot is running from Coreboot.
b16f521a 1571
f2717b47
TT
1572Freescale QE/FMAN Firmware Support:
1573-----------------------------------
1574
1575The Freescale QUICCEngine (QE) and Frame Manager (FMAN) both support the
1576loading of "firmware", which is encoded in the QE firmware binary format.
1577This firmware often needs to be loaded during U-Boot booting, so macros
1578are used to identify the storage device (NOR flash, SPI, etc) and the address
1579within that device.
1580
dcf1d774
ZQ
1581- CONFIG_SYS_FMAN_FW_ADDR
1582 The address in the storage device where the FMAN microcode is located. The
cc1e98b5 1583 meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro
dcf1d774
ZQ
1584 is also specified.
1585
1586- CONFIG_SYS_QE_FW_ADDR
1587 The address in the storage device where the QE microcode is located. The
cc1e98b5 1588 meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro
f2717b47
TT
1589 is also specified.
1590
1591- CONFIG_SYS_QE_FMAN_FW_LENGTH
1592 The maximum possible size of the firmware. The firmware binary format
1593 has a field that specifies the actual size of the firmware, but it
1594 might not be possible to read any part of the firmware unless some
1595 local storage is allocated to hold the entire firmware first.
1596
1597- CONFIG_SYS_QE_FMAN_FW_IN_NOR
1598 Specifies that QE/FMAN firmware is located in NOR flash, mapped as
1599 normal addressable memory via the LBC. CONFIG_SYS_FMAN_FW_ADDR is the
1600 virtual address in NOR flash.
1601
1602- CONFIG_SYS_QE_FMAN_FW_IN_NAND
1603 Specifies that QE/FMAN firmware is located in NAND flash.
1604 CONFIG_SYS_FMAN_FW_ADDR is the offset within NAND flash.
1605
1606- CONFIG_SYS_QE_FMAN_FW_IN_MMC
1607 Specifies that QE/FMAN firmware is located on the primary SD/MMC
1608 device. CONFIG_SYS_FMAN_FW_ADDR is the byte offset on that device.
1609
292dc6c5
LG
1610- CONFIG_SYS_QE_FMAN_FW_IN_REMOTE
1611 Specifies that QE/FMAN firmware is located in the remote (master)
1612 memory space. CONFIG_SYS_FMAN_FW_ADDR is a virtual address which
fc54c7fa
LG
1613 can be mapped from slave TLB->slave LAW->slave SRIO or PCIE outbound
1614 window->master inbound window->master LAW->the ucode address in
1615 master's memory space.
f2717b47 1616
b940ca64
GR
1617Freescale Layerscape Management Complex Firmware Support:
1618---------------------------------------------------------
1619The Freescale Layerscape Management Complex (MC) supports the loading of
1620"firmware".
1621This firmware often needs to be loaded during U-Boot booting, so macros
1622are used to identify the storage device (NOR flash, SPI, etc) and the address
1623within that device.
1624
1625- CONFIG_FSL_MC_ENET
1626 Enable the MC driver for Layerscape SoCs.
1627
5c055089
PK
1628Freescale Layerscape Debug Server Support:
1629-------------------------------------------
1630The Freescale Layerscape Debug Server Support supports the loading of
1631"Debug Server firmware" and triggering SP boot-rom.
1632This firmware often needs to be loaded during U-Boot booting.
1633
c0492141
YS
1634- CONFIG_SYS_MC_RSV_MEM_ALIGN
1635 Define alignment of reserved memory MC requires
5c055089 1636
f3f431a7 1637
c609719b
WD
1638Building the Software:
1639======================
1640
218ca724
WD
1641Building U-Boot has been tested in several native build environments
1642and in many different cross environments. Of course we cannot support
1643all possibly existing versions of cross development tools in all
1644(potentially obsolete) versions. In case of tool chain problems we
047f6ec0 1645recommend to use the ELDK (see https://www.denx.de/wiki/DULG/ELDK)
218ca724 1646which is extensively used to build and test U-Boot.
c609719b 1647
218ca724
WD
1648If you are not using a native environment, it is assumed that you
1649have GNU cross compiling tools available in your path. In this case,
1650you must set the environment variable CROSS_COMPILE in your shell.
1651Note that no changes to the Makefile or any other source files are
1652necessary. For example using the ELDK on a 4xx CPU, please enter:
c609719b 1653
218ca724
WD
1654 $ CROSS_COMPILE=ppc_4xx-
1655 $ export CROSS_COMPILE
c609719b 1656
218ca724
WD
1657U-Boot is intended to be simple to build. After installing the
1658sources you must configure U-Boot for one specific board type. This
c609719b
WD
1659is done by typing:
1660
ab584d67 1661 make NAME_defconfig
c609719b 1662
ab584d67 1663where "NAME_defconfig" is the name of one of the existing configu-
ecb3a0a1 1664rations; see configs/*_defconfig for supported names.
db01a2ea 1665
ecb3a0a1 1666Note: for some boards special configuration names may exist; check if
2729af9d
WD
1667 additional information is available from the board vendor; for
1668 instance, the TQM823L systems are available without (standard)
1669 or with LCD support. You can select such additional "features"
11ccc33f 1670 when choosing the configuration, i. e.
2729af9d 1671
ab584d67 1672 make TQM823L_defconfig
2729af9d
WD
1673 - will configure for a plain TQM823L, i. e. no LCD support
1674
ab584d67 1675 make TQM823L_LCD_defconfig
2729af9d
WD
1676 - will configure for a TQM823L with U-Boot console on LCD
1677
1678 etc.
1679
1680
1681Finally, type "make all", and you should get some working U-Boot
1682images ready for download to / installation on your system:
1683
1684- "u-boot.bin" is a raw binary image
1685- "u-boot" is an image in ELF binary format
1686- "u-boot.srec" is in Motorola S-Record format
1687
baf31249
MB
1688By default the build is performed locally and the objects are saved
1689in the source directory. One of the two methods can be used to change
1690this behavior and build U-Boot to some external directory:
1691
16921. Add O= to the make command line invocations:
1693
1694 make O=/tmp/build distclean
ab584d67 1695 make O=/tmp/build NAME_defconfig
baf31249
MB
1696 make O=/tmp/build all
1697
adbba996 16982. Set environment variable KBUILD_OUTPUT to point to the desired location:
baf31249 1699
adbba996 1700 export KBUILD_OUTPUT=/tmp/build
baf31249 1701 make distclean
ab584d67 1702 make NAME_defconfig
baf31249
MB
1703 make all
1704
adbba996 1705Note that the command line "O=" setting overrides the KBUILD_OUTPUT environment
baf31249
MB
1706variable.
1707
215bb1c1
DS
1708User specific CPPFLAGS, AFLAGS and CFLAGS can be passed to the compiler by
1709setting the according environment variables KCPPFLAGS, KAFLAGS and KCFLAGS.
1710For example to treat all compiler warnings as errors:
1711
1712 make KCFLAGS=-Werror
2729af9d
WD
1713
1714Please be aware that the Makefiles assume you are using GNU make, so
1715for instance on NetBSD you might need to use "gmake" instead of
1716native "make".
1717
1718
1719If the system board that you have is not listed, then you will need
1720to port U-Boot to your hardware platform. To do this, follow these
1721steps:
1722
3c1496cd 17231. Create a new directory to hold your board specific code. Add any
2729af9d 1724 files you need. In your board directory, you will need at least
3c1496cd
PS
1725 the "Makefile" and a "<board>.c".
17262. Create a new configuration file "include/configs/<board>.h" for
1727 your board.
2729af9d
WD
17283. If you're porting U-Boot to a new CPU, then also create a new
1729 directory to hold your CPU specific code. Add any files you need.
ab584d67 17304. Run "make <board>_defconfig" with your new name.
2729af9d
WD
17315. Type "make", and you should get a working "u-boot.srec" file
1732 to be installed on your target system.
17336. Debug and solve any problems that might arise.
1734 [Of course, this last step is much harder than it sounds.]
1735
1736
1737Testing of U-Boot Modifications, Ports to New Hardware, etc.:
1738==============================================================
1739
218ca724
WD
1740If you have modified U-Boot sources (for instance added a new board
1741or support for new devices, a new CPU, etc.) you are expected to
2729af9d 1742provide feedback to the other developers. The feedback normally takes
32f2ca2a 1743the form of a "patch", i.e. a context diff against a certain (latest
218ca724 1744official or latest in the git repository) version of U-Boot sources.
2729af9d 1745
218ca724
WD
1746But before you submit such a patch, please verify that your modifi-
1747cation did not break existing code. At least make sure that *ALL* of
2729af9d 1748the supported boards compile WITHOUT ANY compiler warnings. To do so,
6de80f21
SG
1749just run the buildman script (tools/buildman/buildman), which will
1750configure and build U-Boot for ALL supported system. Be warned, this
1751will take a while. Please see the buildman README, or run 'buildman -H'
1752for documentation.
baf31249
MB
1753
1754
2729af9d
WD
1755See also "U-Boot Porting Guide" below.
1756
1757
1758Monitor Commands - Overview:
1759============================
1760
1761go - start application at address 'addr'
1762run - run commands in an environment variable
1763bootm - boot application image from memory
1764bootp - boot image via network using BootP/TFTP protocol
44f074c7 1765bootz - boot zImage from memory
2729af9d
WD
1766tftpboot- boot image via network using TFTP protocol
1767 and env variables "ipaddr" and "serverip"
1768 (and eventually "gatewayip")
1fb7cd49 1769tftpput - upload a file via network using TFTP protocol
2729af9d
WD
1770rarpboot- boot image via network using RARP/TFTP protocol
1771diskboot- boot from IDE devicebootd - boot default, i.e., run 'bootcmd'
1772loads - load S-Record file over serial line
1773loadb - load binary file over serial line (kermit mode)
bfef72e4 1774loadm - load binary blob from source address to destination address
2729af9d
WD
1775md - memory display
1776mm - memory modify (auto-incrementing)
1777nm - memory modify (constant address)
1778mw - memory write (fill)
bdded201 1779ms - memory search
2729af9d
WD
1780cp - memory copy
1781cmp - memory compare
1782crc32 - checksum calculation
0f89c54b 1783i2c - I2C sub-system
2729af9d
WD
1784sspi - SPI utility commands
1785base - print or set address offset
1786printenv- print environment variables
9e9a530a 1787pwm - control pwm channels
41a29f28 1788seama - load SEAMA NAND image
2729af9d
WD
1789setenv - set environment variables
1790saveenv - save environment variables to persistent storage
1791protect - enable or disable FLASH write protection
1792erase - erase FLASH memory
1793flinfo - print FLASH memory information
10635afa 1794nand - NAND memory operations (see doc/README.nand)
2729af9d
WD
1795bdinfo - print Board Info structure
1796iminfo - print header information for application image
1797coninfo - print console devices and informations
1798ide - IDE sub-system
1799loop - infinite loop on address range
56523f12 1800loopw - infinite write loop on address range
2729af9d
WD
1801mtest - simple RAM test
1802icache - enable or disable instruction cache
1803dcache - enable or disable data cache
1804reset - Perform RESET of the CPU
1805echo - echo args to console
1806version - print monitor version
1807help - print online help
1808? - alias for 'help'
1809
1810
1811Monitor Commands - Detailed Description:
1812========================================
1813
1814TODO.
1815
1816For now: just type "help <command>".
1817
1818
2729af9d
WD
1819Note for Redundant Ethernet Interfaces:
1820=======================================
c609719b 1821
11ccc33f 1822Some boards come with redundant Ethernet interfaces; U-Boot supports
2729af9d
WD
1823such configurations and is capable of automatic selection of a
1824"working" interface when needed. MAC assignment works as follows:
c609719b 1825
2729af9d
WD
1826Network interfaces are numbered eth0, eth1, eth2, ... Corresponding
1827MAC addresses can be stored in the environment as "ethaddr" (=>eth0),
1828"eth1addr" (=>eth1), "eth2addr", ...
c609719b 1829
2729af9d
WD
1830If the network interface stores some valid MAC address (for instance
1831in SROM), this is used as default address if there is NO correspon-
1832ding setting in the environment; if the corresponding environment
1833variable is set, this overrides the settings in the card; that means:
c609719b 1834
2729af9d
WD
1835o If the SROM has a valid MAC address, and there is no address in the
1836 environment, the SROM's address is used.
c609719b 1837
2729af9d
WD
1838o If there is no valid address in the SROM, and a definition in the
1839 environment exists, then the value from the environment variable is
1840 used.
c609719b 1841
2729af9d
WD
1842o If both the SROM and the environment contain a MAC address, and
1843 both addresses are the same, this MAC address is used.
c609719b 1844
2729af9d
WD
1845o If both the SROM and the environment contain a MAC address, and the
1846 addresses differ, the value from the environment is used and a
1847 warning is printed.
c609719b 1848
2729af9d 1849o If neither SROM nor the environment contain a MAC address, an error
bef1014b
JH
1850 is raised. If CONFIG_NET_RANDOM_ETHADDR is defined, then in this case
1851 a random, locally-assigned MAC is used.
c609719b 1852
ecee9324 1853If Ethernet drivers implement the 'write_hwaddr' function, valid MAC addresses
c0f40859 1854will be programmed into hardware as part of the initialization process. This
ecee9324
BW
1855may be skipped by setting the appropriate 'ethmacskip' environment variable.
1856The naming convention is as follows:
1857"ethmacskip" (=>eth0), "eth1macskip" (=>eth1) etc.
c609719b 1858
2729af9d
WD
1859Image Formats:
1860==============
c609719b 1861
3310c549
MB
1862U-Boot is capable of booting (and performing other auxiliary operations on)
1863images in two formats:
1864
1865New uImage format (FIT)
1866-----------------------
1867
1868Flexible and powerful format based on Flattened Image Tree -- FIT (similar
1869to Flattened Device Tree). It allows the use of images with multiple
1870components (several kernels, ramdisks, etc.), with contents protected by
1871SHA1, MD5 or CRC32. More details are found in the doc/uImage.FIT directory.
1872
1873
1874Old uImage format
1875-----------------
1876
1877Old image format is based on binary files which can be basically anything,
1878preceded by a special header; see the definitions in include/image.h for
1879details; basically, the header defines the following image properties:
c609719b 1880
2729af9d
WD
1881* Target Operating System (Provisions for OpenBSD, NetBSD, FreeBSD,
1882 4.4BSD, Linux, SVR4, Esix, Solaris, Irix, SCO, Dell, NCR, VxWorks,
f5ed9e39 1883 LynxOS, pSOS, QNX, RTEMS, INTEGRITY;
0797e736 1884 Currently supported: Linux, NetBSD, VxWorks, QNX, RTEMS, INTEGRITY).
daab59ac 1885* Target CPU Architecture (Provisions for Alpha, ARM, Intel x86,
11232139
TR
1886 IA64, MIPS, Nios II, PowerPC, IBM S390, SuperH, Sparc, Sparc 64 Bit;
1887 Currently supported: ARM, Intel x86, MIPS, Nios II, PowerPC).
2729af9d
WD
1888* Compression Type (uncompressed, gzip, bzip2)
1889* Load Address
1890* Entry Point
1891* Image Name
1892* Image Timestamp
c609719b 1893
2729af9d
WD
1894The header is marked by a special Magic Number, and both the header
1895and the data portions of the image are secured against corruption by
1896CRC32 checksums.
c609719b
WD
1897
1898
2729af9d
WD
1899Linux Support:
1900==============
c609719b 1901
2729af9d
WD
1902Although U-Boot should support any OS or standalone application
1903easily, the main focus has always been on Linux during the design of
1904U-Boot.
c609719b 1905
2729af9d
WD
1906U-Boot includes many features that so far have been part of some
1907special "boot loader" code within the Linux kernel. Also, any
1908"initrd" images to be used are no longer part of one big Linux image;
1909instead, kernel and "initrd" are separate images. This implementation
1910serves several purposes:
c609719b 1911
2729af9d
WD
1912- the same features can be used for other OS or standalone
1913 applications (for instance: using compressed images to reduce the
1914 Flash memory footprint)
c609719b 1915
2729af9d
WD
1916- it becomes much easier to port new Linux kernel versions because
1917 lots of low-level, hardware dependent stuff are done by U-Boot
c609719b 1918
2729af9d
WD
1919- the same Linux kernel image can now be used with different "initrd"
1920 images; of course this also means that different kernel images can
1921 be run with the same "initrd". This makes testing easier (you don't
1922 have to build a new "zImage.initrd" Linux image when you just
1923 change a file in your "initrd"). Also, a field-upgrade of the
1924 software is easier now.
c609719b 1925
c609719b 1926
2729af9d
WD
1927Linux HOWTO:
1928============
c609719b 1929
2729af9d
WD
1930Porting Linux to U-Boot based systems:
1931---------------------------------------
c609719b 1932
2729af9d
WD
1933U-Boot cannot save you from doing all the necessary modifications to
1934configure the Linux device drivers for use with your target hardware
1935(no, we don't intend to provide a full virtual machine interface to
1936Linux :-).
c609719b 1937
a47a12be 1938But now you can ignore ALL boot loader code (in arch/powerpc/mbxboot).
24ee89b9 1939
2729af9d
WD
1940Just make sure your machine specific header file (for instance
1941include/asm-ppc/tqm8xx.h) includes the same definition of the Board
1dc30693
MH
1942Information structure as we define in include/asm-<arch>/u-boot.h,
1943and make sure that your definition of IMAP_ADDR uses the same value
6d0f6bcf 1944as your U-Boot configuration in CONFIG_SYS_IMMR.
24ee89b9 1945
2eb31b13
SG
1946Note that U-Boot now has a driver model, a unified model for drivers.
1947If you are adding a new driver, plumb it into driver model. If there
1948is no uclass available, you are encouraged to create one. See
1949doc/driver-model.
1950
c609719b 1951
2729af9d
WD
1952Configuring the Linux kernel:
1953-----------------------------
c609719b 1954
2729af9d
WD
1955No specific requirements for U-Boot. Make sure you have some root
1956device (initial ramdisk, NFS) for your target system.
1957
1958
1959Building a Linux Image:
1960-----------------------
c609719b 1961
2729af9d
WD
1962With U-Boot, "normal" build targets like "zImage" or "bzImage" are
1963not used. If you use recent kernel source, a new build target
1964"uImage" will exist which automatically builds an image usable by
1965U-Boot. Most older kernels also have support for a "pImage" target,
1966which was introduced for our predecessor project PPCBoot and uses a
1967100% compatible format.
1968
1969Example:
1970
ab584d67 1971 make TQM850L_defconfig
2729af9d
WD
1972 make oldconfig
1973 make dep
1974 make uImage
1975
1976The "uImage" build target uses a special tool (in 'tools/mkimage') to
1977encapsulate a compressed Linux kernel image with header information,
1978CRC32 checksum etc. for use with U-Boot. This is what we are doing:
1979
1980* build a standard "vmlinux" kernel image (in ELF binary format):
1981
1982* convert the kernel into a raw binary image:
1983
1984 ${CROSS_COMPILE}-objcopy -O binary \
1985 -R .note -R .comment \
1986 -S vmlinux linux.bin
1987
1988* compress the binary image:
1989
1990 gzip -9 linux.bin
1991
1992* package compressed binary image for U-Boot:
1993
1994 mkimage -A ppc -O linux -T kernel -C gzip \
1995 -a 0 -e 0 -n "Linux Kernel Image" \
1996 -d linux.bin.gz uImage
c609719b 1997
c609719b 1998
2729af9d
WD
1999The "mkimage" tool can also be used to create ramdisk images for use
2000with U-Boot, either separated from the Linux kernel image, or
2001combined into one file. "mkimage" encapsulates the images with a 64
2002byte header containing information about target architecture,
2003operating system, image type, compression method, entry points, time
2004stamp, CRC32 checksums, etc.
2005
2006"mkimage" can be called in two ways: to verify existing images and
2007print the header information, or to build new images.
2008
2009In the first form (with "-l" option) mkimage lists the information
2010contained in the header of an existing U-Boot image; this includes
2011checksum verification:
c609719b 2012
2729af9d
WD
2013 tools/mkimage -l image
2014 -l ==> list image header information
2015
2016The second form (with "-d" option) is used to build a U-Boot image
2017from a "data file" which is used as image payload:
2018
2019 tools/mkimage -A arch -O os -T type -C comp -a addr -e ep \
2020 -n name -d data_file image
2021 -A ==> set architecture to 'arch'
2022 -O ==> set operating system to 'os'
2023 -T ==> set image type to 'type'
2024 -C ==> set compression type 'comp'
2025 -a ==> set load address to 'addr' (hex)
2026 -e ==> set entry point to 'ep' (hex)
2027 -n ==> set image name to 'name'
2028 -d ==> use image data from 'datafile'
2029
69459791
WD
2030Right now, all Linux kernels for PowerPC systems use the same load
2031address (0x00000000), but the entry point address depends on the
2032kernel version:
2729af9d
WD
2033
2034- 2.2.x kernels have the entry point at 0x0000000C,
2035- 2.3.x and later kernels have the entry point at 0x00000000.
2036
2037So a typical call to build a U-Boot image would read:
2038
2039 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
2040 > -A ppc -O linux -T kernel -C gzip -a 0 -e 0 \
a47a12be 2041 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz \
2729af9d
WD
2042 > examples/uImage.TQM850L
2043 Image Name: 2.4.4 kernel for TQM850L
2044 Created: Wed Jul 19 02:34:59 2000
2045 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2046 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
2047 Load Address: 0x00000000
2048 Entry Point: 0x00000000
2049
2050To verify the contents of the image (or check for corruption):
2051
2052 -> tools/mkimage -l examples/uImage.TQM850L
2053 Image Name: 2.4.4 kernel for TQM850L
2054 Created: Wed Jul 19 02:34:59 2000
2055 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2056 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
2057 Load Address: 0x00000000
2058 Entry Point: 0x00000000
2059
2060NOTE: for embedded systems where boot time is critical you can trade
2061speed for memory and install an UNCOMPRESSED image instead: this
2062needs more space in Flash, but boots much faster since it does not
2063need to be uncompressed:
2064
a47a12be 2065 -> gunzip /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz
2729af9d
WD
2066 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
2067 > -A ppc -O linux -T kernel -C none -a 0 -e 0 \
a47a12be 2068 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux \
2729af9d
WD
2069 > examples/uImage.TQM850L-uncompressed
2070 Image Name: 2.4.4 kernel for TQM850L
2071 Created: Wed Jul 19 02:34:59 2000
2072 Image Type: PowerPC Linux Kernel Image (uncompressed)
2073 Data Size: 792160 Bytes = 773.59 kB = 0.76 MB
2074 Load Address: 0x00000000
2075 Entry Point: 0x00000000
2076
2077
2078Similar you can build U-Boot images from a 'ramdisk.image.gz' file
2079when your kernel is intended to use an initial ramdisk:
2080
2081 -> tools/mkimage -n 'Simple Ramdisk Image' \
2082 > -A ppc -O linux -T ramdisk -C gzip \
2083 > -d /LinuxPPC/images/SIMPLE-ramdisk.image.gz examples/simple-initrd
2084 Image Name: Simple Ramdisk Image
2085 Created: Wed Jan 12 14:01:50 2000
2086 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
2087 Data Size: 566530 Bytes = 553.25 kB = 0.54 MB
2088 Load Address: 0x00000000
2089 Entry Point: 0x00000000
2090
e157a111
TH
2091The "dumpimage" tool can be used to disassemble or list the contents of images
2092built by mkimage. See dumpimage's help output (-h) for details.
2729af9d
WD
2093
2094Installing a Linux Image:
2095-------------------------
2096
2097To downloading a U-Boot image over the serial (console) interface,
2098you must convert the image to S-Record format:
2099
2100 objcopy -I binary -O srec examples/image examples/image.srec
2101
2102The 'objcopy' does not understand the information in the U-Boot
2103image header, so the resulting S-Record file will be relative to
2104address 0x00000000. To load it to a given address, you need to
2105specify the target address as 'offset' parameter with the 'loads'
2106command.
2107
2108Example: install the image to address 0x40100000 (which on the
2109TQM8xxL is in the first Flash bank):
2110
2111 => erase 40100000 401FFFFF
2112
2113 .......... done
2114 Erased 8 sectors
2115
2116 => loads 40100000
2117 ## Ready for S-Record download ...
2118 ~>examples/image.srec
2119 1 2 3 4 5 6 7 8 9 10 11 12 13 ...
2120 ...
2121 15989 15990 15991 15992
2122 [file transfer complete]
2123 [connected]
2124 ## Start Addr = 0x00000000
2125
2126
2127You can check the success of the download using the 'iminfo' command;
218ca724 2128this includes a checksum verification so you can be sure no data
2729af9d
WD
2129corruption happened:
2130
2131 => imi 40100000
2132
2133 ## Checking Image at 40100000 ...
2134 Image Name: 2.2.13 for initrd on TQM850L
2135 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2136 Data Size: 335725 Bytes = 327 kB = 0 MB
2137 Load Address: 00000000
2138 Entry Point: 0000000c
2139 Verifying Checksum ... OK
2140
2141
2142Boot Linux:
2143-----------
2144
2145The "bootm" command is used to boot an application that is stored in
2146memory (RAM or Flash). In case of a Linux kernel image, the contents
2147of the "bootargs" environment variable is passed to the kernel as
2148parameters. You can check and modify this variable using the
2149"printenv" and "setenv" commands:
2150
2151
2152 => printenv bootargs
2153 bootargs=root=/dev/ram
2154
2155 => setenv bootargs root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2156
2157 => printenv bootargs
2158 bootargs=root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2159
2160 => bootm 40020000
2161 ## Booting Linux kernel at 40020000 ...
2162 Image Name: 2.2.13 for NFS on TQM850L
2163 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2164 Data Size: 381681 Bytes = 372 kB = 0 MB
2165 Load Address: 00000000
2166 Entry Point: 0000000c
2167 Verifying Checksum ... OK
2168 Uncompressing Kernel Image ... OK
2169 Linux version 2.2.13 (wd@denx.local.net) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:35:17 MEST 2000
2170 Boot arguments: root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2171 time_init: decrementer frequency = 187500000/60
2172 Calibrating delay loop... 49.77 BogoMIPS
2173 Memory: 15208k available (700k kernel code, 444k data, 32k init) [c0000000,c1000000]
2174 ...
2175
11ccc33f 2176If you want to boot a Linux kernel with initial RAM disk, you pass
2729af9d
WD
2177the memory addresses of both the kernel and the initrd image (PPBCOOT
2178format!) to the "bootm" command:
2179
2180 => imi 40100000 40200000
2181
2182 ## Checking Image at 40100000 ...
2183 Image Name: 2.2.13 for initrd on TQM850L
2184 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2185 Data Size: 335725 Bytes = 327 kB = 0 MB
2186 Load Address: 00000000
2187 Entry Point: 0000000c
2188 Verifying Checksum ... OK
2189
2190 ## Checking Image at 40200000 ...
2191 Image Name: Simple Ramdisk Image
2192 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
2193 Data Size: 566530 Bytes = 553 kB = 0 MB
2194 Load Address: 00000000
2195 Entry Point: 00000000
2196 Verifying Checksum ... OK
2197
2198 => bootm 40100000 40200000
2199 ## Booting Linux kernel at 40100000 ...
2200 Image Name: 2.2.13 for initrd on TQM850L
2201 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2202 Data Size: 335725 Bytes = 327 kB = 0 MB
2203 Load Address: 00000000
2204 Entry Point: 0000000c
2205 Verifying Checksum ... OK
2206 Uncompressing Kernel Image ... OK
2207 ## Loading RAMDisk Image at 40200000 ...
2208 Image Name: Simple Ramdisk Image
2209 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
2210 Data Size: 566530 Bytes = 553 kB = 0 MB
2211 Load Address: 00000000
2212 Entry Point: 00000000
2213 Verifying Checksum ... OK
2214 Loading Ramdisk ... OK
2215 Linux version 2.2.13 (wd@denx.local.net) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:32:08 MEST 2000
2216 Boot arguments: root=/dev/ram
2217 time_init: decrementer frequency = 187500000/60
2218 Calibrating delay loop... 49.77 BogoMIPS
2219 ...
2220 RAMDISK: Compressed image found at block 0
2221 VFS: Mounted root (ext2 filesystem).
2222
2223 bash#
2224
0267768e
MM
2225Boot Linux and pass a flat device tree:
2226-----------
2227
2228First, U-Boot must be compiled with the appropriate defines. See the section
2229titled "Linux Kernel Interface" above for a more in depth explanation. The
2230following is an example of how to start a kernel and pass an updated
2231flat device tree:
2232
2233=> print oftaddr
2234oftaddr=0x300000
2235=> print oft
2236oft=oftrees/mpc8540ads.dtb
2237=> tftp $oftaddr $oft
2238Speed: 1000, full duplex
2239Using TSEC0 device
2240TFTP from server 192.168.1.1; our IP address is 192.168.1.101
2241Filename 'oftrees/mpc8540ads.dtb'.
2242Load address: 0x300000
2243Loading: #
2244done
2245Bytes transferred = 4106 (100a hex)
2246=> tftp $loadaddr $bootfile
2247Speed: 1000, full duplex
2248Using TSEC0 device
2249TFTP from server 192.168.1.1; our IP address is 192.168.1.2
2250Filename 'uImage'.
2251Load address: 0x200000
2252Loading:############
2253done
2254Bytes transferred = 1029407 (fb51f hex)
2255=> print loadaddr
2256loadaddr=200000
2257=> print oftaddr
2258oftaddr=0x300000
2259=> bootm $loadaddr - $oftaddr
2260## Booting image at 00200000 ...
a9398e01
WD
2261 Image Name: Linux-2.6.17-dirty
2262 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2263 Data Size: 1029343 Bytes = 1005.2 kB
0267768e 2264 Load Address: 00000000
a9398e01 2265 Entry Point: 00000000
0267768e
MM
2266 Verifying Checksum ... OK
2267 Uncompressing Kernel Image ... OK
2268Booting using flat device tree at 0x300000
2269Using MPC85xx ADS machine description
2270Memory CAM mapping: CAM0=256Mb, CAM1=256Mb, CAM2=0Mb residual: 0Mb
2271[snip]
2272
2273
2729af9d
WD
2274More About U-Boot Image Types:
2275------------------------------
2276
2277U-Boot supports the following image types:
2278
2279 "Standalone Programs" are directly runnable in the environment
2280 provided by U-Boot; it is expected that (if they behave
2281 well) you can continue to work in U-Boot after return from
2282 the Standalone Program.
2283 "OS Kernel Images" are usually images of some Embedded OS which
2284 will take over control completely. Usually these programs
2285 will install their own set of exception handlers, device
2286 drivers, set up the MMU, etc. - this means, that you cannot
2287 expect to re-enter U-Boot except by resetting the CPU.
2288 "RAMDisk Images" are more or less just data blocks, and their
2289 parameters (address, size) are passed to an OS kernel that is
2290 being started.
2291 "Multi-File Images" contain several images, typically an OS
2292 (Linux) kernel image and one or more data images like
2293 RAMDisks. This construct is useful for instance when you want
2294 to boot over the network using BOOTP etc., where the boot
2295 server provides just a single image file, but you want to get
2296 for instance an OS kernel and a RAMDisk image.
2297
2298 "Multi-File Images" start with a list of image sizes, each
2299 image size (in bytes) specified by an "uint32_t" in network
2300 byte order. This list is terminated by an "(uint32_t)0".
2301 Immediately after the terminating 0 follow the images, one by
2302 one, all aligned on "uint32_t" boundaries (size rounded up to
2303 a multiple of 4 bytes).
2304
2305 "Firmware Images" are binary images containing firmware (like
2306 U-Boot or FPGA images) which usually will be programmed to
2307 flash memory.
2308
2309 "Script files" are command sequences that will be executed by
2310 U-Boot's command interpreter; this feature is especially
2311 useful when you configure U-Boot to use a real shell (hush)
2312 as command interpreter.
2313
44f074c7
MV
2314Booting the Linux zImage:
2315-------------------------
2316
2317On some platforms, it's possible to boot Linux zImage. This is done
2318using the "bootz" command. The syntax of "bootz" command is the same
2319as the syntax of "bootm" command.
2320
8ac28563 2321Note, defining the CONFIG_SUPPORT_RAW_INITRD allows user to supply
017e1f3f
MV
2322kernel with raw initrd images. The syntax is slightly different, the
2323address of the initrd must be augmented by it's size, in the following
2324format: "<initrd addres>:<initrd size>".
2325
2729af9d
WD
2326
2327Standalone HOWTO:
2328=================
2329
2330One of the features of U-Boot is that you can dynamically load and
2331run "standalone" applications, which can use some resources of
2332U-Boot like console I/O functions or interrupt services.
2333
2334Two simple examples are included with the sources:
2335
2336"Hello World" Demo:
2337-------------------
2338
2339'examples/hello_world.c' contains a small "Hello World" Demo
2340application; it is automatically compiled when you build U-Boot.
2341It's configured to run at address 0x00040004, so you can play with it
2342like that:
2343
2344 => loads
2345 ## Ready for S-Record download ...
2346 ~>examples/hello_world.srec
2347 1 2 3 4 5 6 7 8 9 10 11 ...
2348 [file transfer complete]
2349 [connected]
2350 ## Start Addr = 0x00040004
2351
2352 => go 40004 Hello World! This is a test.
2353 ## Starting application at 0x00040004 ...
2354 Hello World
2355 argc = 7
2356 argv[0] = "40004"
2357 argv[1] = "Hello"
2358 argv[2] = "World!"
2359 argv[3] = "This"
2360 argv[4] = "is"
2361 argv[5] = "a"
2362 argv[6] = "test."
2363 argv[7] = "<NULL>"
2364 Hit any key to exit ...
2365
2366 ## Application terminated, rc = 0x0
2367
2368Another example, which demonstrates how to register a CPM interrupt
2369handler with the U-Boot code, can be found in 'examples/timer.c'.
2370Here, a CPM timer is set up to generate an interrupt every second.
2371The interrupt service routine is trivial, just printing a '.'
2372character, but this is just a demo program. The application can be
2373controlled by the following keys:
2374
2375 ? - print current values og the CPM Timer registers
2376 b - enable interrupts and start timer
2377 e - stop timer and disable interrupts
2378 q - quit application
2379
2380 => loads
2381 ## Ready for S-Record download ...
2382 ~>examples/timer.srec
2383 1 2 3 4 5 6 7 8 9 10 11 ...
2384 [file transfer complete]
2385 [connected]
2386 ## Start Addr = 0x00040004
2387
2388 => go 40004
2389 ## Starting application at 0x00040004 ...
2390 TIMERS=0xfff00980
2391 Using timer 1
2392 tgcr @ 0xfff00980, tmr @ 0xfff00990, trr @ 0xfff00994, tcr @ 0xfff00998, tcn @ 0xfff0099c, ter @ 0xfff009b0
2393
2394Hit 'b':
2395 [q, b, e, ?] Set interval 1000000 us
2396 Enabling timer
2397Hit '?':
2398 [q, b, e, ?] ........
2399 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0xef6, ter=0x0
2400Hit '?':
2401 [q, b, e, ?] .
2402 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x2ad4, ter=0x0
2403Hit '?':
2404 [q, b, e, ?] .
2405 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x1efc, ter=0x0
2406Hit '?':
2407 [q, b, e, ?] .
2408 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x169d, ter=0x0
2409Hit 'e':
2410 [q, b, e, ?] ...Stopping timer
2411Hit 'q':
2412 [q, b, e, ?] ## Application terminated, rc = 0x0
2413
2414
2729af9d
WD
2415Implementation Internals:
2416=========================
2417
2418The following is not intended to be a complete description of every
2419implementation detail. However, it should help to understand the
2420inner workings of U-Boot and make it easier to port it to custom
2421hardware.
2422
2423
2424Initial Stack, Global Data:
2425---------------------------
2426
2427The implementation of U-Boot is complicated by the fact that U-Boot
2428starts running out of ROM (flash memory), usually without access to
2429system RAM (because the memory controller is not initialized yet).
2430This means that we don't have writable Data or BSS segments, and BSS
2431is not initialized as zero. To be able to get a C environment working
2432at all, we have to allocate at least a minimal stack. Implementation
2433options for this are defined and restricted by the CPU used: Some CPU
2434models provide on-chip memory (like the IMMR area on MPC8xx and
2435MPC826x processors), on others (parts of) the data cache can be
2436locked as (mis-) used as memory, etc.
2437
218ca724 2438 Chris Hallinan posted a good summary of these issues to the
0668236b 2439 U-Boot mailing list:
2729af9d
WD
2440
2441 Subject: RE: [U-Boot-Users] RE: More On Memory Bank x (nothingness)?
2442 From: "Chris Hallinan" <clh@net1plus.com>
2443 Date: Mon, 10 Feb 2003 16:43:46 -0500 (22:43 MET)
2444 ...
2445
2446 Correct me if I'm wrong, folks, but the way I understand it
2447 is this: Using DCACHE as initial RAM for Stack, etc, does not
2448 require any physical RAM backing up the cache. The cleverness
2449 is that the cache is being used as a temporary supply of
2450 necessary storage before the SDRAM controller is setup. It's
11ccc33f 2451 beyond the scope of this list to explain the details, but you
2729af9d
WD
2452 can see how this works by studying the cache architecture and
2453 operation in the architecture and processor-specific manuals.
2454
2455 OCM is On Chip Memory, which I believe the 405GP has 4K. It
2456 is another option for the system designer to use as an
11ccc33f 2457 initial stack/RAM area prior to SDRAM being available. Either
2729af9d
WD
2458 option should work for you. Using CS 4 should be fine if your
2459 board designers haven't used it for something that would
2460 cause you grief during the initial boot! It is frequently not
2461 used.
2462
65cc0e2a 2463 CFG_SYS_INIT_RAM_ADDR should be somewhere that won't interfere
2729af9d
WD
2464 with your processor/board/system design. The default value
2465 you will find in any recent u-boot distribution in
8a316c9b 2466 walnut.h should work for you. I'd set it to a value larger
2729af9d
WD
2467 than your SDRAM module. If you have a 64MB SDRAM module, set
2468 it above 400_0000. Just make sure your board has no resources
2469 that are supposed to respond to that address! That code in
2470 start.S has been around a while and should work as is when
2471 you get the config right.
2472
2473 -Chris Hallinan
2474 DS4.COM, Inc.
2475
2476It is essential to remember this, since it has some impact on the C
2477code for the initialization procedures:
2478
2479* Initialized global data (data segment) is read-only. Do not attempt
2480 to write it.
2481
b445bbb4 2482* Do not use any uninitialized global data (or implicitly initialized
2729af9d
WD
2483 as zero data - BSS segment) at all - this is undefined, initiali-
2484 zation is performed later (when relocating to RAM).
2485
2486* Stack space is very limited. Avoid big data buffers or things like
2487 that.
2488
2489Having only the stack as writable memory limits means we cannot use
b445bbb4 2490normal global data to share information between the code. But it
2729af9d
WD
2491turned out that the implementation of U-Boot can be greatly
2492simplified by making a global data structure (gd_t) available to all
2493functions. We could pass a pointer to this data as argument to _all_
2494functions, but this would bloat the code. Instead we use a feature of
2495the GCC compiler (Global Register Variables) to share the data: we
2496place a pointer (gd) to the global data into a register which we
2497reserve for this purpose.
2498
2499When choosing a register for such a purpose we are restricted by the
2500relevant (E)ABI specifications for the current architecture, and by
2501GCC's implementation.
2502
2503For PowerPC, the following registers have specific use:
2504 R1: stack pointer
e7670f6c 2505 R2: reserved for system use
2729af9d
WD
2506 R3-R4: parameter passing and return values
2507 R5-R10: parameter passing
2508 R13: small data area pointer
2509 R30: GOT pointer
2510 R31: frame pointer
2511
e6bee808
JT
2512 (U-Boot also uses R12 as internal GOT pointer. r12
2513 is a volatile register so r12 needs to be reset when
2514 going back and forth between asm and C)
2729af9d 2515
e7670f6c 2516 ==> U-Boot will use R2 to hold a pointer to the global data
2729af9d
WD
2517
2518 Note: on PPC, we could use a static initializer (since the
2519 address of the global data structure is known at compile time),
2520 but it turned out that reserving a register results in somewhat
2521 smaller code - although the code savings are not that big (on
2522 average for all boards 752 bytes for the whole U-Boot image,
2523 624 text + 127 data).
2524
2525On ARM, the following registers are used:
2526
2527 R0: function argument word/integer result
2528 R1-R3: function argument word
12eba1b4
JH
2529 R9: platform specific
2530 R10: stack limit (used only if stack checking is enabled)
2729af9d
WD
2531 R11: argument (frame) pointer
2532 R12: temporary workspace
2533 R13: stack pointer
2534 R14: link register
2535 R15: program counter
2536
12eba1b4
JH
2537 ==> U-Boot will use R9 to hold a pointer to the global data
2538
2539 Note: on ARM, only R_ARM_RELATIVE relocations are supported.
2729af9d 2540
0df01fd3 2541On Nios II, the ABI is documented here:
047f6ec0 2542 https://www.altera.com/literature/hb/nios2/n2cpu_nii51016.pdf
0df01fd3
TC
2543
2544 ==> U-Boot will use gp to hold a pointer to the global data
2545
2546 Note: on Nios II, we give "-G0" option to gcc and don't use gp
2547 to access small data sections, so gp is free.
2548
3fafced7
RC
2549On RISC-V, the following registers are used:
2550
2551 x0: hard-wired zero (zero)
2552 x1: return address (ra)
2553 x2: stack pointer (sp)
2554 x3: global pointer (gp)
2555 x4: thread pointer (tp)
2556 x5: link register (t0)
2557 x8: frame pointer (fp)
2558 x10-x11: arguments/return values (a0-1)
2559 x12-x17: arguments (a2-7)
2560 x28-31: temporaries (t3-6)
2561 pc: program counter (pc)
2562
2563 ==> U-Boot will use gp to hold a pointer to the global data
2564
2729af9d
WD
2565Memory Management:
2566------------------
2567
2568U-Boot runs in system state and uses physical addresses, i.e. the
2569MMU is not used either for address mapping nor for memory protection.
2570
2571The available memory is mapped to fixed addresses using the memory
2572controller. In this process, a contiguous block is formed for each
2573memory type (Flash, SDRAM, SRAM), even when it consists of several
2574physical memory banks.
2575
2576U-Boot is installed in the first 128 kB of the first Flash bank (on
2577TQM8xxL modules this is the range 0x40000000 ... 0x4001FFFF). After
2578booting and sizing and initializing DRAM, the code relocates itself
2579to the upper end of DRAM. Immediately below the U-Boot code some
6d0f6bcf 2580memory is reserved for use by malloc() [see CONFIG_SYS_MALLOC_LEN
2729af9d
WD
2581configuration setting]. Below that, a structure with global Board
2582Info data is placed, followed by the stack (growing downward).
2583
2584Additionally, some exception handler code is copied to the low 8 kB
2585of DRAM (0x00000000 ... 0x00001FFF).
2586
2587So a typical memory configuration with 16 MB of DRAM could look like
2588this:
2589
2590 0x0000 0000 Exception Vector code
2591 :
2592 0x0000 1FFF
2593 0x0000 2000 Free for Application Use
2594 :
2595 :
2596
2597 :
2598 :
2599 0x00FB FF20 Monitor Stack (Growing downward)
2600 0x00FB FFAC Board Info Data and permanent copy of global data
2601 0x00FC 0000 Malloc Arena
2602 :
2603 0x00FD FFFF
2604 0x00FE 0000 RAM Copy of Monitor Code
2605 ... eventually: LCD or video framebuffer
2606 ... eventually: pRAM (Protected RAM - unchanged by reset)
2607 0x00FF FFFF [End of RAM]
2608
2609
2610System Initialization:
2611----------------------
c609719b 2612
2729af9d 2613In the reset configuration, U-Boot starts at the reset entry point
11ccc33f 2614(on most PowerPC systems at address 0x00000100). Because of the reset
b445bbb4 2615configuration for CS0# this is a mirror of the on board Flash memory.
2729af9d
WD
2616To be able to re-map memory U-Boot then jumps to its link address.
2617To be able to implement the initialization code in C, a (small!)
2618initial stack is set up in the internal Dual Ported RAM (in case CPUs
2eb48ff7
HS
2619which provide such a feature like), or in a locked part of the data
2620cache. After that, U-Boot initializes the CPU core, the caches and
2621the SIU.
2729af9d
WD
2622
2623Next, all (potentially) available memory banks are mapped using a
2624preliminary mapping. For example, we put them on 512 MB boundaries
2625(multiples of 0x20000000: SDRAM on 0x00000000 and 0x20000000, Flash
2626on 0x40000000 and 0x60000000, SRAM on 0x80000000). Then UPM A is
2627programmed for SDRAM access. Using the temporary configuration, a
2628simple memory test is run that determines the size of the SDRAM
2629banks.
2630
2631When there is more than one SDRAM bank, and the banks are of
2632different size, the largest is mapped first. For equal size, the first
2633bank (CS2#) is mapped first. The first mapping is always for address
26340x00000000, with any additional banks following immediately to create
2635contiguous memory starting from 0.
2636
2637Then, the monitor installs itself at the upper end of the SDRAM area
2638and allocates memory for use by malloc() and for the global Board
2639Info data; also, the exception vector code is copied to the low RAM
2640pages, and the final stack is set up.
2641
2642Only after this relocation will you have a "normal" C environment;
2643until that you are restricted in several ways, mostly because you are
2644running from ROM, and because the code will have to be relocated to a
2645new address in RAM.
2646
2647
1405bfdf
HS
2648Contributing
2649============
90dc6704 2650
1405bfdf
HS
2651The U-Boot projects depends on contributions from the user community.
2652If you want to participate, please, have a look at the 'General'
2653section of https://u-boot.readthedocs.io/en/latest/develop/index.html
2654where we describe coding standards and the patch submission process.