]>
Commit | Line | Data |
---|---|---|
64dbbd40 GVB |
1 | /* |
2 | * (C) Copyright 2007 | |
3 | * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com | |
4 | * | |
2a523f52 | 5 | * Copyright 2010-2011 Freescale Semiconductor, Inc. |
a0342c08 | 6 | * |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
64dbbd40 GVB |
8 | */ |
9 | ||
10 | #include <common.h> | |
e48f3741 | 11 | #include <inttypes.h> |
3e303f74 | 12 | #include <stdio_dev.h> |
64dbbd40 GVB |
13 | #include <linux/ctype.h> |
14 | #include <linux/types.h> | |
64dbbd40 | 15 | #include <asm/global_data.h> |
64dbbd40 GVB |
16 | #include <libfdt.h> |
17 | #include <fdt_support.h> | |
151c8b09 | 18 | #include <exports.h> |
64dbbd40 | 19 | |
94fb182c AG |
20 | /** |
21 | * fdt_getprop_u32_default_node - Return a node's property or a default | |
22 | * | |
23 | * @fdt: ptr to device tree | |
24 | * @off: offset of node | |
25 | * @cell: cell offset in property | |
26 | * @prop: property name | |
27 | * @dflt: default value if the property isn't found | |
28 | * | |
29 | * Convenience function to return a node's property or a default value if | |
30 | * the property doesn't exist. | |
31 | */ | |
32 | u32 fdt_getprop_u32_default_node(const void *fdt, int off, int cell, | |
33 | const char *prop, const u32 dflt) | |
34 | { | |
35 | const fdt32_t *val; | |
36 | int len; | |
37 | ||
38 | val = fdt_getprop(fdt, off, prop, &len); | |
39 | ||
40 | /* Check if property exists */ | |
41 | if (!val) | |
42 | return dflt; | |
43 | ||
44 | /* Check if property is long enough */ | |
45 | if (len < ((cell + 1) * sizeof(uint32_t))) | |
46 | return dflt; | |
47 | ||
48 | return fdt32_to_cpu(*val); | |
49 | } | |
50 | ||
3bed2aaf KG |
51 | /** |
52 | * fdt_getprop_u32_default - Find a node and return it's property or a default | |
53 | * | |
54 | * @fdt: ptr to device tree | |
55 | * @path: path of node | |
56 | * @prop: property name | |
57 | * @dflt: default value if the property isn't found | |
58 | * | |
59 | * Convenience function to find a node and return it's property or a | |
60 | * default value if it doesn't exist. | |
61 | */ | |
07e12784 GB |
62 | u32 fdt_getprop_u32_default(const void *fdt, const char *path, |
63 | const char *prop, const u32 dflt) | |
3bed2aaf | 64 | { |
3bed2aaf KG |
65 | int off; |
66 | ||
67 | off = fdt_path_offset(fdt, path); | |
68 | if (off < 0) | |
69 | return dflt; | |
70 | ||
94fb182c | 71 | return fdt_getprop_u32_default_node(fdt, off, 0, prop, dflt); |
3bed2aaf | 72 | } |
64dbbd40 | 73 | |
a3c2933e KG |
74 | /** |
75 | * fdt_find_and_setprop: Find a node and set it's property | |
76 | * | |
77 | * @fdt: ptr to device tree | |
78 | * @node: path of node | |
79 | * @prop: property name | |
80 | * @val: ptr to new value | |
81 | * @len: length of new property value | |
82 | * @create: flag to create the property if it doesn't exist | |
83 | * | |
84 | * Convenience function to directly set a property given the path to the node. | |
85 | */ | |
86 | int fdt_find_and_setprop(void *fdt, const char *node, const char *prop, | |
87 | const void *val, int len, int create) | |
88 | { | |
8d04f02f | 89 | int nodeoff = fdt_path_offset(fdt, node); |
a3c2933e KG |
90 | |
91 | if (nodeoff < 0) | |
92 | return nodeoff; | |
93 | ||
8aa5ec6e | 94 | if ((!create) && (fdt_get_property(fdt, nodeoff, prop, NULL) == NULL)) |
a3c2933e KG |
95 | return 0; /* create flag not set; so exit quietly */ |
96 | ||
97 | return fdt_setprop(fdt, nodeoff, prop, val, len); | |
98 | } | |
99 | ||
8edb2192 | 100 | /** |
a9e8e291 SG |
101 | * fdt_find_or_add_subnode() - find or possibly add a subnode of a given node |
102 | * | |
8edb2192 MY |
103 | * @fdt: pointer to the device tree blob |
104 | * @parentoffset: structure block offset of a node | |
105 | * @name: name of the subnode to locate | |
106 | * | |
107 | * fdt_subnode_offset() finds a subnode of the node with a given name. | |
108 | * If the subnode does not exist, it will be created. | |
109 | */ | |
a9e8e291 | 110 | int fdt_find_or_add_subnode(void *fdt, int parentoffset, const char *name) |
8edb2192 MY |
111 | { |
112 | int offset; | |
113 | ||
114 | offset = fdt_subnode_offset(fdt, parentoffset, name); | |
115 | ||
116 | if (offset == -FDT_ERR_NOTFOUND) | |
117 | offset = fdt_add_subnode(fdt, parentoffset, name); | |
118 | ||
119 | if (offset < 0) | |
120 | printf("%s: %s: %s\n", __func__, name, fdt_strerror(offset)); | |
121 | ||
122 | return offset; | |
123 | } | |
124 | ||
972f2a89 MY |
125 | /* rename to CONFIG_OF_STDOUT_PATH ? */ |
126 | #if defined(OF_STDOUT_PATH) | |
127 | static int fdt_fixup_stdout(void *fdt, int chosenoff) | |
128 | { | |
129 | return fdt_setprop(fdt, chosenoff, "linux,stdout-path", | |
130 | OF_STDOUT_PATH, strlen(OF_STDOUT_PATH) + 1); | |
131 | } | |
132 | #elif defined(CONFIG_OF_STDOUT_VIA_ALIAS) && defined(CONFIG_CONS_INDEX) | |
3e303f74 AV |
133 | static void fdt_fill_multisername(char *sername, size_t maxlen) |
134 | { | |
135 | const char *outname = stdio_devices[stdout]->name; | |
136 | ||
137 | if (strcmp(outname, "serial") > 0) | |
138 | strncpy(sername, outname, maxlen); | |
139 | ||
140 | /* eserial? */ | |
141 | if (strcmp(outname + 1, "serial") > 0) | |
142 | strncpy(sername, outname + 1, maxlen); | |
143 | } | |
3e303f74 | 144 | |
40777812 | 145 | static int fdt_fixup_stdout(void *fdt, int chosenoff) |
151c8b09 | 146 | { |
972f2a89 MY |
147 | int err; |
148 | int aliasoff; | |
151c8b09 | 149 | char sername[9] = { 0 }; |
972f2a89 MY |
150 | const void *path; |
151 | int len; | |
152 | char tmp[256]; /* long enough */ | |
151c8b09 | 153 | |
3e303f74 AV |
154 | fdt_fill_multisername(sername, sizeof(sername) - 1); |
155 | if (!sername[0]) | |
156 | sprintf(sername, "serial%d", CONFIG_CONS_INDEX - 1); | |
151c8b09 | 157 | |
972f2a89 MY |
158 | aliasoff = fdt_path_offset(fdt, "/aliases"); |
159 | if (aliasoff < 0) { | |
160 | err = aliasoff; | |
161 | goto error; | |
151c8b09 | 162 | } |
972f2a89 MY |
163 | |
164 | path = fdt_getprop(fdt, aliasoff, sername, &len); | |
165 | if (!path) { | |
166 | err = len; | |
167 | goto error; | |
168 | } | |
169 | ||
170 | /* fdt_setprop may break "path" so we copy it to tmp buffer */ | |
171 | memcpy(tmp, path, len); | |
172 | ||
173 | err = fdt_setprop(fdt, chosenoff, "linux,stdout-path", tmp, len); | |
174 | error: | |
151c8b09 KG |
175 | if (err < 0) |
176 | printf("WARNING: could not set linux,stdout-path %s.\n", | |
972f2a89 | 177 | fdt_strerror(err)); |
151c8b09 KG |
178 | |
179 | return err; | |
180 | } | |
972f2a89 MY |
181 | #else |
182 | static int fdt_fixup_stdout(void *fdt, int chosenoff) | |
183 | { | |
184 | return 0; | |
185 | } | |
151c8b09 KG |
186 | #endif |
187 | ||
f18295d3 MY |
188 | static inline int fdt_setprop_uxx(void *fdt, int nodeoffset, const char *name, |
189 | uint64_t val, int is_u64) | |
190 | { | |
191 | if (is_u64) | |
192 | return fdt_setprop_u64(fdt, nodeoffset, name, val); | |
193 | else | |
194 | return fdt_setprop_u32(fdt, nodeoffset, name, (uint32_t)val); | |
195 | } | |
196 | ||
10be5b5d PK |
197 | int fdt_root(void *fdt) |
198 | { | |
199 | char *serial; | |
200 | int err; | |
201 | ||
202 | err = fdt_check_header(fdt); | |
203 | if (err < 0) { | |
204 | printf("fdt_root: %s\n", fdt_strerror(err)); | |
205 | return err; | |
206 | } | |
207 | ||
208 | serial = getenv("serial#"); | |
209 | if (serial) { | |
210 | err = fdt_setprop(fdt, 0, "serial-number", serial, | |
211 | strlen(serial) + 1); | |
212 | ||
213 | if (err < 0) { | |
214 | printf("WARNING: could not set serial-number %s.\n", | |
215 | fdt_strerror(err)); | |
216 | return err; | |
217 | } | |
218 | } | |
219 | ||
220 | return 0; | |
221 | } | |
f18295d3 | 222 | |
dbe963ae | 223 | int fdt_initrd(void *fdt, ulong initrd_start, ulong initrd_end) |
64dbbd40 | 224 | { |
f18295d3 | 225 | int nodeoffset; |
2a1a2cb6 | 226 | int err, j, total; |
f18295d3 | 227 | int is_u64; |
2a1a2cb6 | 228 | uint64_t addr, size; |
64dbbd40 | 229 | |
50babaf8 MY |
230 | /* just return if the size of initrd is zero */ |
231 | if (initrd_start == initrd_end) | |
232 | return 0; | |
233 | ||
8edb2192 MY |
234 | /* find or create "/chosen" node. */ |
235 | nodeoffset = fdt_find_or_add_subnode(fdt, 0, "chosen"); | |
236 | if (nodeoffset < 0) | |
2a1a2cb6 | 237 | return nodeoffset; |
64dbbd40 | 238 | |
2a1a2cb6 KG |
239 | total = fdt_num_mem_rsv(fdt); |
240 | ||
241 | /* | |
242 | * Look for an existing entry and update it. If we don't find | |
243 | * the entry, we will j be the next available slot. | |
244 | */ | |
245 | for (j = 0; j < total; j++) { | |
246 | err = fdt_get_mem_rsv(fdt, j, &addr, &size); | |
247 | if (addr == initrd_start) { | |
248 | fdt_del_mem_rsv(fdt, j); | |
249 | break; | |
c28abb9c | 250 | } |
2a1a2cb6 | 251 | } |
8d04f02f | 252 | |
ce6b27a8 | 253 | err = fdt_add_mem_rsv(fdt, initrd_start, initrd_end - initrd_start); |
2a1a2cb6 KG |
254 | if (err < 0) { |
255 | printf("fdt_initrd: %s\n", fdt_strerror(err)); | |
256 | return err; | |
257 | } | |
258 | ||
933cdbb4 | 259 | is_u64 = (fdt_address_cells(fdt, 0) == 2); |
f18295d3 MY |
260 | |
261 | err = fdt_setprop_uxx(fdt, nodeoffset, "linux,initrd-start", | |
262 | (uint64_t)initrd_start, is_u64); | |
f77a606a | 263 | |
dbe963ae MY |
264 | if (err < 0) { |
265 | printf("WARNING: could not set linux,initrd-start %s.\n", | |
266 | fdt_strerror(err)); | |
267 | return err; | |
268 | } | |
f18295d3 MY |
269 | |
270 | err = fdt_setprop_uxx(fdt, nodeoffset, "linux,initrd-end", | |
271 | (uint64_t)initrd_end, is_u64); | |
272 | ||
dbe963ae MY |
273 | if (err < 0) { |
274 | printf("WARNING: could not set linux,initrd-end %s.\n", | |
275 | fdt_strerror(err)); | |
2a1a2cb6 | 276 | |
dbe963ae | 277 | return err; |
64dbbd40 GVB |
278 | } |
279 | ||
2a1a2cb6 KG |
280 | return 0; |
281 | } | |
282 | ||
bc6ed0f9 | 283 | int fdt_chosen(void *fdt) |
2a1a2cb6 KG |
284 | { |
285 | int nodeoffset; | |
286 | int err; | |
287 | char *str; /* used to set string properties */ | |
2a1a2cb6 KG |
288 | |
289 | err = fdt_check_header(fdt); | |
290 | if (err < 0) { | |
291 | printf("fdt_chosen: %s\n", fdt_strerror(err)); | |
292 | return err; | |
293 | } | |
294 | ||
8edb2192 MY |
295 | /* find or create "/chosen" node. */ |
296 | nodeoffset = fdt_find_or_add_subnode(fdt, 0, "chosen"); | |
297 | if (nodeoffset < 0) | |
298 | return nodeoffset; | |
64dbbd40 | 299 | |
64dbbd40 | 300 | str = getenv("bootargs"); |
972f2a89 MY |
301 | if (str) { |
302 | err = fdt_setprop(fdt, nodeoffset, "bootargs", str, | |
303 | strlen(str) + 1); | |
304 | if (err < 0) { | |
bc6ed0f9 MY |
305 | printf("WARNING: could not set bootargs %s.\n", |
306 | fdt_strerror(err)); | |
972f2a89 MY |
307 | return err; |
308 | } | |
64dbbd40 | 309 | } |
2a1a2cb6 | 310 | |
972f2a89 | 311 | return fdt_fixup_stdout(fdt, nodeoffset); |
64dbbd40 GVB |
312 | } |
313 | ||
e93becf8 KG |
314 | void do_fixup_by_path(void *fdt, const char *path, const char *prop, |
315 | const void *val, int len, int create) | |
316 | { | |
317 | #if defined(DEBUG) | |
318 | int i; | |
d9ad115b | 319 | debug("Updating property '%s/%s' = ", path, prop); |
e93becf8 KG |
320 | for (i = 0; i < len; i++) |
321 | debug(" %.2x", *(u8*)(val+i)); | |
322 | debug("\n"); | |
323 | #endif | |
324 | int rc = fdt_find_and_setprop(fdt, path, prop, val, len, create); | |
325 | if (rc) | |
326 | printf("Unable to update property %s:%s, err=%s\n", | |
327 | path, prop, fdt_strerror(rc)); | |
328 | } | |
329 | ||
330 | void do_fixup_by_path_u32(void *fdt, const char *path, const char *prop, | |
331 | u32 val, int create) | |
332 | { | |
8aa5ec6e KP |
333 | fdt32_t tmp = cpu_to_fdt32(val); |
334 | do_fixup_by_path(fdt, path, prop, &tmp, sizeof(tmp), create); | |
e93becf8 KG |
335 | } |
336 | ||
9eb77cea KG |
337 | void do_fixup_by_prop(void *fdt, |
338 | const char *pname, const void *pval, int plen, | |
339 | const char *prop, const void *val, int len, | |
340 | int create) | |
341 | { | |
342 | int off; | |
343 | #if defined(DEBUG) | |
344 | int i; | |
d9ad115b | 345 | debug("Updating property '%s' = ", prop); |
9eb77cea KG |
346 | for (i = 0; i < len; i++) |
347 | debug(" %.2x", *(u8*)(val+i)); | |
348 | debug("\n"); | |
349 | #endif | |
350 | off = fdt_node_offset_by_prop_value(fdt, -1, pname, pval, plen); | |
351 | while (off != -FDT_ERR_NOTFOUND) { | |
8aa5ec6e | 352 | if (create || (fdt_get_property(fdt, off, prop, NULL) != NULL)) |
9eb77cea KG |
353 | fdt_setprop(fdt, off, prop, val, len); |
354 | off = fdt_node_offset_by_prop_value(fdt, off, pname, pval, plen); | |
355 | } | |
356 | } | |
357 | ||
358 | void do_fixup_by_prop_u32(void *fdt, | |
359 | const char *pname, const void *pval, int plen, | |
360 | const char *prop, u32 val, int create) | |
361 | { | |
8aa5ec6e KP |
362 | fdt32_t tmp = cpu_to_fdt32(val); |
363 | do_fixup_by_prop(fdt, pname, pval, plen, prop, &tmp, 4, create); | |
9eb77cea KG |
364 | } |
365 | ||
366 | void do_fixup_by_compat(void *fdt, const char *compat, | |
367 | const char *prop, const void *val, int len, int create) | |
368 | { | |
369 | int off = -1; | |
370 | #if defined(DEBUG) | |
371 | int i; | |
d9ad115b | 372 | debug("Updating property '%s' = ", prop); |
9eb77cea KG |
373 | for (i = 0; i < len; i++) |
374 | debug(" %.2x", *(u8*)(val+i)); | |
375 | debug("\n"); | |
376 | #endif | |
377 | off = fdt_node_offset_by_compatible(fdt, -1, compat); | |
378 | while (off != -FDT_ERR_NOTFOUND) { | |
8aa5ec6e | 379 | if (create || (fdt_get_property(fdt, off, prop, NULL) != NULL)) |
9eb77cea KG |
380 | fdt_setprop(fdt, off, prop, val, len); |
381 | off = fdt_node_offset_by_compatible(fdt, off, compat); | |
382 | } | |
383 | } | |
384 | ||
385 | void do_fixup_by_compat_u32(void *fdt, const char *compat, | |
386 | const char *prop, u32 val, int create) | |
387 | { | |
8aa5ec6e KP |
388 | fdt32_t tmp = cpu_to_fdt32(val); |
389 | do_fixup_by_compat(fdt, compat, prop, &tmp, 4, create); | |
9eb77cea KG |
390 | } |
391 | ||
739a01ed MY |
392 | /* |
393 | * fdt_pack_reg - pack address and size array into the "reg"-suitable stream | |
394 | */ | |
41f09bbe SG |
395 | static int fdt_pack_reg(const void *fdt, void *buf, u64 *address, u64 *size, |
396 | int n) | |
739a01ed MY |
397 | { |
398 | int i; | |
ffccb84c HG |
399 | int address_cells = fdt_address_cells(fdt, 0); |
400 | int size_cells = fdt_size_cells(fdt, 0); | |
739a01ed MY |
401 | char *p = buf; |
402 | ||
403 | for (i = 0; i < n; i++) { | |
ffccb84c | 404 | if (address_cells == 2) |
739a01ed MY |
405 | *(fdt64_t *)p = cpu_to_fdt64(address[i]); |
406 | else | |
407 | *(fdt32_t *)p = cpu_to_fdt32(address[i]); | |
ffccb84c | 408 | p += 4 * address_cells; |
739a01ed | 409 | |
ffccb84c | 410 | if (size_cells == 2) |
739a01ed MY |
411 | *(fdt64_t *)p = cpu_to_fdt64(size[i]); |
412 | else | |
413 | *(fdt32_t *)p = cpu_to_fdt32(size[i]); | |
ffccb84c | 414 | p += 4 * size_cells; |
739a01ed MY |
415 | } |
416 | ||
417 | return p - (char *)buf; | |
418 | } | |
419 | ||
5e574546 DA |
420 | #ifdef CONFIG_NR_DRAM_BANKS |
421 | #define MEMORY_BANKS_MAX CONFIG_NR_DRAM_BANKS | |
422 | #else | |
8aa5ec6e | 423 | #define MEMORY_BANKS_MAX 4 |
5e574546 | 424 | #endif |
a6bd9e83 JR |
425 | int fdt_fixup_memory_banks(void *blob, u64 start[], u64 size[], int banks) |
426 | { | |
427 | int err, nodeoffset; | |
739a01ed | 428 | int len; |
8aa5ec6e | 429 | u8 tmp[MEMORY_BANKS_MAX * 16]; /* Up to 64-bit address + 64-bit size */ |
3c927281 | 430 | |
8aa5ec6e KP |
431 | if (banks > MEMORY_BANKS_MAX) { |
432 | printf("%s: num banks %d exceeds hardcoded limit %d." | |
433 | " Recompile with higher MEMORY_BANKS_MAX?\n", | |
434 | __FUNCTION__, banks, MEMORY_BANKS_MAX); | |
435 | return -1; | |
436 | } | |
437 | ||
3c927281 KG |
438 | err = fdt_check_header(blob); |
439 | if (err < 0) { | |
440 | printf("%s: %s\n", __FUNCTION__, fdt_strerror(err)); | |
441 | return err; | |
442 | } | |
443 | ||
8edb2192 MY |
444 | /* find or create "/memory" node. */ |
445 | nodeoffset = fdt_find_or_add_subnode(blob, 0, "memory"); | |
446 | if (nodeoffset < 0) | |
35940de1 | 447 | return nodeoffset; |
8edb2192 | 448 | |
3c927281 KG |
449 | err = fdt_setprop(blob, nodeoffset, "device_type", "memory", |
450 | sizeof("memory")); | |
451 | if (err < 0) { | |
452 | printf("WARNING: could not set %s %s.\n", "device_type", | |
453 | fdt_strerror(err)); | |
454 | return err; | |
455 | } | |
456 | ||
5c1cf89f AP |
457 | if (!banks) |
458 | return 0; | |
459 | ||
739a01ed | 460 | len = fdt_pack_reg(blob, tmp, start, size, banks); |
3c927281 KG |
461 | |
462 | err = fdt_setprop(blob, nodeoffset, "reg", tmp, len); | |
463 | if (err < 0) { | |
464 | printf("WARNING: could not set %s %s.\n", | |
465 | "reg", fdt_strerror(err)); | |
466 | return err; | |
467 | } | |
468 | return 0; | |
469 | } | |
470 | ||
a6bd9e83 JR |
471 | int fdt_fixup_memory(void *blob, u64 start, u64 size) |
472 | { | |
473 | return fdt_fixup_memory_banks(blob, &start, &size, 1); | |
474 | } | |
475 | ||
ba37aa03 | 476 | void fdt_fixup_ethernet(void *fdt) |
ab544633 | 477 | { |
ba37aa03 KG |
478 | int node, i, j; |
479 | char enet[16], *tmp, *end; | |
064d55f8 | 480 | char mac[16]; |
ab544633 | 481 | const char *path; |
ba37aa03 | 482 | unsigned char mac_addr[6]; |
ab544633 KG |
483 | |
484 | node = fdt_path_offset(fdt, "/aliases"); | |
ba37aa03 KG |
485 | if (node < 0) |
486 | return; | |
487 | ||
b1f49ab8 DM |
488 | if (!getenv("ethaddr")) { |
489 | if (getenv("usbethaddr")) { | |
490 | strcpy(mac, "usbethaddr"); | |
491 | } else { | |
492 | debug("No ethernet MAC Address defined\n"); | |
493 | return; | |
494 | } | |
495 | } else { | |
496 | strcpy(mac, "ethaddr"); | |
497 | } | |
498 | ||
ba37aa03 KG |
499 | i = 0; |
500 | while ((tmp = getenv(mac)) != NULL) { | |
501 | sprintf(enet, "ethernet%d", i); | |
502 | path = fdt_getprop(fdt, node, enet, NULL); | |
503 | if (!path) { | |
504 | debug("No alias for %s\n", enet); | |
505 | sprintf(mac, "eth%daddr", ++i); | |
506 | continue; | |
ab544633 | 507 | } |
ba37aa03 KG |
508 | |
509 | for (j = 0; j < 6; j++) { | |
510 | mac_addr[j] = tmp ? simple_strtoul(tmp, &end, 16) : 0; | |
511 | if (tmp) | |
512 | tmp = (*end) ? end+1 : end; | |
ab544633 | 513 | } |
ba37aa03 KG |
514 | |
515 | do_fixup_by_path(fdt, path, "mac-address", &mac_addr, 6, 0); | |
516 | do_fixup_by_path(fdt, path, "local-mac-address", | |
517 | &mac_addr, 6, 1); | |
518 | ||
519 | sprintf(mac, "eth%daddr", ++i); | |
ab544633 KG |
520 | } |
521 | } | |
18e69a35 | 522 | |
3082d234 | 523 | /* Resize the fdt to its actual size + a bit of padding */ |
5bf58ccc | 524 | int fdt_shrink_to_minimum(void *blob) |
3082d234 KG |
525 | { |
526 | int i; | |
527 | uint64_t addr, size; | |
528 | int total, ret; | |
529 | uint actualsize; | |
530 | ||
531 | if (!blob) | |
532 | return 0; | |
533 | ||
534 | total = fdt_num_mem_rsv(blob); | |
535 | for (i = 0; i < total; i++) { | |
536 | fdt_get_mem_rsv(blob, i, &addr, &size); | |
92549358 | 537 | if (addr == (uintptr_t)blob) { |
3082d234 KG |
538 | fdt_del_mem_rsv(blob, i); |
539 | break; | |
540 | } | |
541 | } | |
542 | ||
f242a088 PK |
543 | /* |
544 | * Calculate the actual size of the fdt | |
3840ebfa FW |
545 | * plus the size needed for 5 fdt_add_mem_rsv, one |
546 | * for the fdt itself and 4 for a possible initrd | |
547 | * ((initrd-start + initrd-end) * 2 (name & value)) | |
f242a088 | 548 | */ |
3082d234 | 549 | actualsize = fdt_off_dt_strings(blob) + |
3840ebfa | 550 | fdt_size_dt_strings(blob) + 5 * sizeof(struct fdt_reserve_entry); |
3082d234 KG |
551 | |
552 | /* Make it so the fdt ends on a page boundary */ | |
92549358 SG |
553 | actualsize = ALIGN(actualsize + ((uintptr_t)blob & 0xfff), 0x1000); |
554 | actualsize = actualsize - ((uintptr_t)blob & 0xfff); | |
3082d234 KG |
555 | |
556 | /* Change the fdt header to reflect the correct size */ | |
557 | fdt_set_totalsize(blob, actualsize); | |
558 | ||
559 | /* Add the new reservation */ | |
92549358 | 560 | ret = fdt_add_mem_rsv(blob, (uintptr_t)blob, actualsize); |
3082d234 KG |
561 | if (ret < 0) |
562 | return ret; | |
563 | ||
564 | return actualsize; | |
565 | } | |
8ab451c4 KG |
566 | |
567 | #ifdef CONFIG_PCI | |
cfd700be | 568 | #define CONFIG_SYS_PCI_NR_INBOUND_WIN 4 |
8ab451c4 KG |
569 | |
570 | #define FDT_PCI_PREFETCH (0x40000000) | |
571 | #define FDT_PCI_MEM32 (0x02000000) | |
572 | #define FDT_PCI_IO (0x01000000) | |
573 | #define FDT_PCI_MEM64 (0x03000000) | |
574 | ||
575 | int fdt_pci_dma_ranges(void *blob, int phb_off, struct pci_controller *hose) { | |
576 | ||
577 | int addrcell, sizecell, len, r; | |
578 | u32 *dma_range; | |
579 | /* sized based on pci addr cells, size-cells, & address-cells */ | |
580 | u32 dma_ranges[(3 + 2 + 2) * CONFIG_SYS_PCI_NR_INBOUND_WIN]; | |
581 | ||
582 | addrcell = fdt_getprop_u32_default(blob, "/", "#address-cells", 1); | |
583 | sizecell = fdt_getprop_u32_default(blob, "/", "#size-cells", 1); | |
584 | ||
585 | dma_range = &dma_ranges[0]; | |
586 | for (r = 0; r < hose->region_count; r++) { | |
587 | u64 bus_start, phys_start, size; | |
588 | ||
ff4e66e9 KG |
589 | /* skip if !PCI_REGION_SYS_MEMORY */ |
590 | if (!(hose->regions[r].flags & PCI_REGION_SYS_MEMORY)) | |
8ab451c4 KG |
591 | continue; |
592 | ||
593 | bus_start = (u64)hose->regions[r].bus_start; | |
594 | phys_start = (u64)hose->regions[r].phys_start; | |
595 | size = (u64)hose->regions[r].size; | |
596 | ||
597 | dma_range[0] = 0; | |
cfd700be | 598 | if (size >= 0x100000000ull) |
8ab451c4 KG |
599 | dma_range[0] |= FDT_PCI_MEM64; |
600 | else | |
601 | dma_range[0] |= FDT_PCI_MEM32; | |
602 | if (hose->regions[r].flags & PCI_REGION_PREFETCH) | |
603 | dma_range[0] |= FDT_PCI_PREFETCH; | |
604 | #ifdef CONFIG_SYS_PCI_64BIT | |
605 | dma_range[1] = bus_start >> 32; | |
606 | #else | |
607 | dma_range[1] = 0; | |
608 | #endif | |
609 | dma_range[2] = bus_start & 0xffffffff; | |
610 | ||
611 | if (addrcell == 2) { | |
612 | dma_range[3] = phys_start >> 32; | |
613 | dma_range[4] = phys_start & 0xffffffff; | |
614 | } else { | |
615 | dma_range[3] = phys_start & 0xffffffff; | |
616 | } | |
617 | ||
618 | if (sizecell == 2) { | |
619 | dma_range[3 + addrcell + 0] = size >> 32; | |
620 | dma_range[3 + addrcell + 1] = size & 0xffffffff; | |
621 | } else { | |
622 | dma_range[3 + addrcell + 0] = size & 0xffffffff; | |
623 | } | |
624 | ||
625 | dma_range += (3 + addrcell + sizecell); | |
626 | } | |
627 | ||
628 | len = dma_range - &dma_ranges[0]; | |
629 | if (len) | |
630 | fdt_setprop(blob, phb_off, "dma-ranges", &dma_ranges[0], len*4); | |
631 | ||
632 | return 0; | |
633 | } | |
634 | #endif | |
30d45c0d SR |
635 | |
636 | #ifdef CONFIG_FDT_FIXUP_NOR_FLASH_SIZE | |
8a805df1 SR |
637 | /* |
638 | * Provide a weak default function to return the flash bank size. | |
639 | * There might be multiple non-identical flash chips connected to one | |
640 | * chip-select, so we need to pass an index as well. | |
641 | */ | |
642 | u32 __flash_get_bank_size(int cs, int idx) | |
643 | { | |
644 | extern flash_info_t flash_info[]; | |
645 | ||
646 | /* | |
647 | * As default, a simple 1:1 mapping is provided. Boards with | |
648 | * a different mapping need to supply a board specific mapping | |
649 | * routine. | |
650 | */ | |
651 | return flash_info[cs].size; | |
652 | } | |
653 | u32 flash_get_bank_size(int cs, int idx) | |
654 | __attribute__((weak, alias("__flash_get_bank_size"))); | |
655 | ||
30d45c0d SR |
656 | /* |
657 | * This function can be used to update the size in the "reg" property | |
8a805df1 | 658 | * of all NOR FLASH device nodes. This is necessary for boards with |
30d45c0d SR |
659 | * non-fixed NOR FLASH sizes. |
660 | */ | |
8a805df1 | 661 | int fdt_fixup_nor_flash_size(void *blob) |
30d45c0d SR |
662 | { |
663 | char compat[][16] = { "cfi-flash", "jedec-flash" }; | |
664 | int off; | |
665 | int len; | |
666 | struct fdt_property *prop; | |
2778a014 | 667 | u32 *reg, *reg2; |
30d45c0d SR |
668 | int i; |
669 | ||
670 | for (i = 0; i < 2; i++) { | |
671 | off = fdt_node_offset_by_compatible(blob, -1, compat[i]); | |
672 | while (off != -FDT_ERR_NOTFOUND) { | |
8a805df1 SR |
673 | int idx; |
674 | ||
30d45c0d | 675 | /* |
8a805df1 SR |
676 | * Found one compatible node, so fixup the size |
677 | * int its reg properties | |
30d45c0d SR |
678 | */ |
679 | prop = fdt_get_property_w(blob, off, "reg", &len); | |
680 | if (prop) { | |
8a805df1 SR |
681 | int tuple_size = 3 * sizeof(reg); |
682 | ||
683 | /* | |
684 | * There might be multiple reg-tuples, | |
685 | * so loop through them all | |
686 | */ | |
2778a014 SR |
687 | reg = reg2 = (u32 *)&prop->data[0]; |
688 | for (idx = 0; idx < (len / tuple_size); idx++) { | |
8a805df1 SR |
689 | /* |
690 | * Update size in reg property | |
691 | */ | |
692 | reg[2] = flash_get_bank_size(reg[0], | |
693 | idx); | |
2778a014 SR |
694 | |
695 | /* | |
696 | * Point to next reg tuple | |
697 | */ | |
698 | reg += 3; | |
30d45c0d | 699 | } |
2778a014 SR |
700 | |
701 | fdt_setprop(blob, off, "reg", reg2, len); | |
30d45c0d SR |
702 | } |
703 | ||
704 | /* Move to next compatible node */ | |
705 | off = fdt_node_offset_by_compatible(blob, off, | |
706 | compat[i]); | |
707 | } | |
708 | } | |
709 | ||
8a805df1 | 710 | return 0; |
30d45c0d SR |
711 | } |
712 | #endif | |
3c950e2e | 713 | |
cb2707af MM |
714 | int fdt_increase_size(void *fdt, int add_len) |
715 | { | |
716 | int newlen; | |
717 | ||
718 | newlen = fdt_totalsize(fdt) + add_len; | |
719 | ||
720 | /* Open in place with a new len */ | |
721 | return fdt_open_into(fdt, fdt, newlen); | |
722 | } | |
723 | ||
3c950e2e AG |
724 | #ifdef CONFIG_FDT_FIXUP_PARTITIONS |
725 | #include <jffs2/load_kernel.h> | |
726 | #include <mtd_node.h> | |
727 | ||
728 | struct reg_cell { | |
729 | unsigned int r0; | |
730 | unsigned int r1; | |
731 | }; | |
732 | ||
733 | int fdt_del_subnodes(const void *blob, int parent_offset) | |
734 | { | |
735 | int off, ndepth; | |
736 | int ret; | |
737 | ||
738 | for (ndepth = 0, off = fdt_next_node(blob, parent_offset, &ndepth); | |
739 | (off >= 0) && (ndepth > 0); | |
740 | off = fdt_next_node(blob, off, &ndepth)) { | |
741 | if (ndepth == 1) { | |
742 | debug("delete %s: offset: %x\n", | |
743 | fdt_get_name(blob, off, 0), off); | |
744 | ret = fdt_del_node((void *)blob, off); | |
745 | if (ret < 0) { | |
746 | printf("Can't delete node: %s\n", | |
747 | fdt_strerror(ret)); | |
748 | return ret; | |
749 | } else { | |
750 | ndepth = 0; | |
751 | off = parent_offset; | |
752 | } | |
753 | } | |
754 | } | |
755 | return 0; | |
756 | } | |
757 | ||
3c950e2e AG |
758 | int fdt_del_partitions(void *blob, int parent_offset) |
759 | { | |
760 | const void *prop; | |
761 | int ndepth = 0; | |
762 | int off; | |
763 | int ret; | |
764 | ||
765 | off = fdt_next_node(blob, parent_offset, &ndepth); | |
766 | if (off > 0 && ndepth == 1) { | |
767 | prop = fdt_getprop(blob, off, "label", NULL); | |
768 | if (prop == NULL) { | |
769 | /* | |
770 | * Could not find label property, nand {}; node? | |
771 | * Check subnode, delete partitions there if any. | |
772 | */ | |
773 | return fdt_del_partitions(blob, off); | |
774 | } else { | |
775 | ret = fdt_del_subnodes(blob, parent_offset); | |
776 | if (ret < 0) { | |
777 | printf("Can't remove subnodes: %s\n", | |
778 | fdt_strerror(ret)); | |
779 | return ret; | |
780 | } | |
781 | } | |
782 | } | |
783 | return 0; | |
784 | } | |
785 | ||
786 | int fdt_node_set_part_info(void *blob, int parent_offset, | |
787 | struct mtd_device *dev) | |
788 | { | |
789 | struct list_head *pentry; | |
790 | struct part_info *part; | |
791 | struct reg_cell cell; | |
792 | int off, ndepth = 0; | |
793 | int part_num, ret; | |
794 | char buf[64]; | |
795 | ||
796 | ret = fdt_del_partitions(blob, parent_offset); | |
797 | if (ret < 0) | |
798 | return ret; | |
799 | ||
800 | /* | |
801 | * Check if it is nand {}; subnode, adjust | |
802 | * the offset in this case | |
803 | */ | |
804 | off = fdt_next_node(blob, parent_offset, &ndepth); | |
805 | if (off > 0 && ndepth == 1) | |
806 | parent_offset = off; | |
807 | ||
808 | part_num = 0; | |
809 | list_for_each_prev(pentry, &dev->parts) { | |
810 | int newoff; | |
811 | ||
812 | part = list_entry(pentry, struct part_info, link); | |
813 | ||
06503f16 | 814 | debug("%2d: %-20s0x%08llx\t0x%08llx\t%d\n", |
3c950e2e AG |
815 | part_num, part->name, part->size, |
816 | part->offset, part->mask_flags); | |
817 | ||
06503f16 | 818 | sprintf(buf, "partition@%llx", part->offset); |
3c950e2e AG |
819 | add_sub: |
820 | ret = fdt_add_subnode(blob, parent_offset, buf); | |
821 | if (ret == -FDT_ERR_NOSPACE) { | |
822 | ret = fdt_increase_size(blob, 512); | |
823 | if (!ret) | |
824 | goto add_sub; | |
825 | else | |
826 | goto err_size; | |
827 | } else if (ret < 0) { | |
828 | printf("Can't add partition node: %s\n", | |
829 | fdt_strerror(ret)); | |
830 | return ret; | |
831 | } | |
832 | newoff = ret; | |
833 | ||
834 | /* Check MTD_WRITEABLE_CMD flag */ | |
835 | if (part->mask_flags & 1) { | |
836 | add_ro: | |
837 | ret = fdt_setprop(blob, newoff, "read_only", NULL, 0); | |
838 | if (ret == -FDT_ERR_NOSPACE) { | |
839 | ret = fdt_increase_size(blob, 512); | |
840 | if (!ret) | |
841 | goto add_ro; | |
842 | else | |
843 | goto err_size; | |
844 | } else if (ret < 0) | |
845 | goto err_prop; | |
846 | } | |
847 | ||
848 | cell.r0 = cpu_to_fdt32(part->offset); | |
849 | cell.r1 = cpu_to_fdt32(part->size); | |
850 | add_reg: | |
851 | ret = fdt_setprop(blob, newoff, "reg", &cell, sizeof(cell)); | |
852 | if (ret == -FDT_ERR_NOSPACE) { | |
853 | ret = fdt_increase_size(blob, 512); | |
854 | if (!ret) | |
855 | goto add_reg; | |
856 | else | |
857 | goto err_size; | |
858 | } else if (ret < 0) | |
859 | goto err_prop; | |
860 | ||
861 | add_label: | |
862 | ret = fdt_setprop_string(blob, newoff, "label", part->name); | |
863 | if (ret == -FDT_ERR_NOSPACE) { | |
864 | ret = fdt_increase_size(blob, 512); | |
865 | if (!ret) | |
866 | goto add_label; | |
867 | else | |
868 | goto err_size; | |
869 | } else if (ret < 0) | |
870 | goto err_prop; | |
871 | ||
872 | part_num++; | |
873 | } | |
874 | return 0; | |
875 | err_size: | |
876 | printf("Can't increase blob size: %s\n", fdt_strerror(ret)); | |
877 | return ret; | |
878 | err_prop: | |
879 | printf("Can't add property: %s\n", fdt_strerror(ret)); | |
880 | return ret; | |
881 | } | |
882 | ||
883 | /* | |
884 | * Update partitions in nor/nand nodes using info from | |
885 | * mtdparts environment variable. The nodes to update are | |
886 | * specified by node_info structure which contains mtd device | |
887 | * type and compatible string: E. g. the board code in | |
888 | * ft_board_setup() could use: | |
889 | * | |
890 | * struct node_info nodes[] = { | |
891 | * { "fsl,mpc5121-nfc", MTD_DEV_TYPE_NAND, }, | |
892 | * { "cfi-flash", MTD_DEV_TYPE_NOR, }, | |
893 | * }; | |
894 | * | |
895 | * fdt_fixup_mtdparts(blob, nodes, ARRAY_SIZE(nodes)); | |
896 | */ | |
897 | void fdt_fixup_mtdparts(void *blob, void *node_info, int node_info_size) | |
898 | { | |
899 | struct node_info *ni = node_info; | |
900 | struct mtd_device *dev; | |
901 | char *parts; | |
902 | int i, idx; | |
903 | int noff; | |
904 | ||
905 | parts = getenv("mtdparts"); | |
906 | if (!parts) | |
907 | return; | |
908 | ||
909 | if (mtdparts_init() != 0) | |
910 | return; | |
911 | ||
912 | for (i = 0; i < node_info_size; i++) { | |
913 | idx = 0; | |
914 | noff = fdt_node_offset_by_compatible(blob, -1, ni[i].compat); | |
915 | while (noff != -FDT_ERR_NOTFOUND) { | |
916 | debug("%s: %s, mtd dev type %d\n", | |
917 | fdt_get_name(blob, noff, 0), | |
918 | ni[i].compat, ni[i].type); | |
919 | dev = device_find(ni[i].type, idx++); | |
920 | if (dev) { | |
921 | if (fdt_node_set_part_info(blob, noff, dev)) | |
922 | return; /* return on error */ | |
923 | } | |
924 | ||
925 | /* Jump to next flash node */ | |
926 | noff = fdt_node_offset_by_compatible(blob, noff, | |
927 | ni[i].compat); | |
928 | } | |
929 | } | |
930 | } | |
931 | #endif | |
49b97d9c KG |
932 | |
933 | void fdt_del_node_and_alias(void *blob, const char *alias) | |
934 | { | |
935 | int off = fdt_path_offset(blob, alias); | |
936 | ||
937 | if (off < 0) | |
938 | return; | |
939 | ||
940 | fdt_del_node(blob, off); | |
941 | ||
942 | off = fdt_path_offset(blob, "/aliases"); | |
943 | fdt_delprop(blob, off, alias); | |
944 | } | |
a0342c08 | 945 | |
a0342c08 KG |
946 | /* Max address size we deal with */ |
947 | #define OF_MAX_ADDR_CELLS 4 | |
948 | #define OF_BAD_ADDR ((u64)-1) | |
949 | #define OF_CHECK_COUNTS(na, ns) ((na) > 0 && (na) <= OF_MAX_ADDR_CELLS && \ | |
950 | (ns) > 0) | |
951 | ||
952 | /* Debug utility */ | |
953 | #ifdef DEBUG | |
8aa5ec6e | 954 | static void of_dump_addr(const char *s, const fdt32_t *addr, int na) |
a0342c08 KG |
955 | { |
956 | printf("%s", s); | |
957 | while(na--) | |
958 | printf(" %08x", *(addr++)); | |
959 | printf("\n"); | |
960 | } | |
961 | #else | |
8aa5ec6e | 962 | static void of_dump_addr(const char *s, const fdt32_t *addr, int na) { } |
a0342c08 KG |
963 | #endif |
964 | ||
965 | /* Callbacks for bus specific translators */ | |
966 | struct of_bus { | |
967 | const char *name; | |
968 | const char *addresses; | |
6395f318 | 969 | void (*count_cells)(void *blob, int parentoffset, |
a0342c08 | 970 | int *addrc, int *sizec); |
8aa5ec6e | 971 | u64 (*map)(fdt32_t *addr, const fdt32_t *range, |
a0342c08 | 972 | int na, int ns, int pna); |
8aa5ec6e | 973 | int (*translate)(fdt32_t *addr, u64 offset, int na); |
a0342c08 KG |
974 | }; |
975 | ||
976 | /* Default translator (generic bus) */ | |
f43b4356 | 977 | void of_bus_default_count_cells(void *blob, int parentoffset, |
a0342c08 KG |
978 | int *addrc, int *sizec) |
979 | { | |
8aa5ec6e | 980 | const fdt32_t *prop; |
6395f318 | 981 | |
933cdbb4 SG |
982 | if (addrc) |
983 | *addrc = fdt_address_cells(blob, parentoffset); | |
6395f318 SW |
984 | |
985 | if (sizec) { | |
986 | prop = fdt_getprop(blob, parentoffset, "#size-cells", NULL); | |
987 | if (prop) | |
8aa5ec6e | 988 | *sizec = be32_to_cpup(prop); |
6395f318 SW |
989 | else |
990 | *sizec = 1; | |
991 | } | |
a0342c08 KG |
992 | } |
993 | ||
8aa5ec6e | 994 | static u64 of_bus_default_map(fdt32_t *addr, const fdt32_t *range, |
a0342c08 KG |
995 | int na, int ns, int pna) |
996 | { | |
997 | u64 cp, s, da; | |
998 | ||
999 | cp = of_read_number(range, na); | |
1000 | s = of_read_number(range + na + pna, ns); | |
1001 | da = of_read_number(addr, na); | |
1002 | ||
e48f3741 SG |
1003 | debug("OF: default map, cp=%" PRIu64 ", s=%" PRIu64 |
1004 | ", da=%" PRIu64 "\n", cp, s, da); | |
a0342c08 KG |
1005 | |
1006 | if (da < cp || da >= (cp + s)) | |
1007 | return OF_BAD_ADDR; | |
1008 | return da - cp; | |
1009 | } | |
1010 | ||
8aa5ec6e | 1011 | static int of_bus_default_translate(fdt32_t *addr, u64 offset, int na) |
a0342c08 KG |
1012 | { |
1013 | u64 a = of_read_number(addr, na); | |
1014 | memset(addr, 0, na * 4); | |
1015 | a += offset; | |
1016 | if (na > 1) | |
8aa5ec6e KP |
1017 | addr[na - 2] = cpu_to_fdt32(a >> 32); |
1018 | addr[na - 1] = cpu_to_fdt32(a & 0xffffffffu); | |
a0342c08 KG |
1019 | |
1020 | return 0; | |
1021 | } | |
1022 | ||
1023 | /* Array of bus specific translators */ | |
1024 | static struct of_bus of_busses[] = { | |
1025 | /* Default */ | |
1026 | { | |
1027 | .name = "default", | |
1028 | .addresses = "reg", | |
1029 | .count_cells = of_bus_default_count_cells, | |
1030 | .map = of_bus_default_map, | |
1031 | .translate = of_bus_default_translate, | |
1032 | }, | |
1033 | }; | |
1034 | ||
1035 | static int of_translate_one(void * blob, int parent, struct of_bus *bus, | |
8aa5ec6e | 1036 | struct of_bus *pbus, fdt32_t *addr, |
a0342c08 KG |
1037 | int na, int ns, int pna, const char *rprop) |
1038 | { | |
8aa5ec6e | 1039 | const fdt32_t *ranges; |
a0342c08 KG |
1040 | int rlen; |
1041 | int rone; | |
1042 | u64 offset = OF_BAD_ADDR; | |
1043 | ||
1044 | /* Normally, an absence of a "ranges" property means we are | |
1045 | * crossing a non-translatable boundary, and thus the addresses | |
1046 | * below the current not cannot be converted to CPU physical ones. | |
1047 | * Unfortunately, while this is very clear in the spec, it's not | |
1048 | * what Apple understood, and they do have things like /uni-n or | |
1049 | * /ht nodes with no "ranges" property and a lot of perfectly | |
1050 | * useable mapped devices below them. Thus we treat the absence of | |
1051 | * "ranges" as equivalent to an empty "ranges" property which means | |
1052 | * a 1:1 translation at that level. It's up to the caller not to try | |
1053 | * to translate addresses that aren't supposed to be translated in | |
1054 | * the first place. --BenH. | |
1055 | */ | |
8aa5ec6e | 1056 | ranges = fdt_getprop(blob, parent, rprop, &rlen); |
a0342c08 KG |
1057 | if (ranges == NULL || rlen == 0) { |
1058 | offset = of_read_number(addr, na); | |
1059 | memset(addr, 0, pna * 4); | |
1060 | debug("OF: no ranges, 1:1 translation\n"); | |
1061 | goto finish; | |
1062 | } | |
1063 | ||
1064 | debug("OF: walking ranges...\n"); | |
1065 | ||
1066 | /* Now walk through the ranges */ | |
1067 | rlen /= 4; | |
1068 | rone = na + pna + ns; | |
1069 | for (; rlen >= rone; rlen -= rone, ranges += rone) { | |
1070 | offset = bus->map(addr, ranges, na, ns, pna); | |
1071 | if (offset != OF_BAD_ADDR) | |
1072 | break; | |
1073 | } | |
1074 | if (offset == OF_BAD_ADDR) { | |
1075 | debug("OF: not found !\n"); | |
1076 | return 1; | |
1077 | } | |
1078 | memcpy(addr, ranges + na, 4 * pna); | |
1079 | ||
1080 | finish: | |
1081 | of_dump_addr("OF: parent translation for:", addr, pna); | |
e48f3741 | 1082 | debug("OF: with offset: %" PRIu64 "\n", offset); |
a0342c08 KG |
1083 | |
1084 | /* Translate it into parent bus space */ | |
1085 | return pbus->translate(addr, offset, pna); | |
1086 | } | |
1087 | ||
1088 | /* | |
1089 | * Translate an address from the device-tree into a CPU physical address, | |
1090 | * this walks up the tree and applies the various bus mappings on the | |
1091 | * way. | |
1092 | * | |
1093 | * Note: We consider that crossing any level with #size-cells == 0 to mean | |
1094 | * that translation is impossible (that is we are not dealing with a value | |
1095 | * that can be mapped to a cpu physical address). This is not really specified | |
1096 | * that way, but this is traditionally the way IBM at least do things | |
1097 | */ | |
8aa5ec6e KP |
1098 | static u64 __of_translate_address(void *blob, int node_offset, const fdt32_t *in_addr, |
1099 | const char *rprop) | |
a0342c08 KG |
1100 | { |
1101 | int parent; | |
1102 | struct of_bus *bus, *pbus; | |
8aa5ec6e | 1103 | fdt32_t addr[OF_MAX_ADDR_CELLS]; |
a0342c08 KG |
1104 | int na, ns, pna, pns; |
1105 | u64 result = OF_BAD_ADDR; | |
1106 | ||
1107 | debug("OF: ** translation for device %s **\n", | |
1108 | fdt_get_name(blob, node_offset, NULL)); | |
1109 | ||
1110 | /* Get parent & match bus type */ | |
1111 | parent = fdt_parent_offset(blob, node_offset); | |
1112 | if (parent < 0) | |
1113 | goto bail; | |
1114 | bus = &of_busses[0]; | |
1115 | ||
1116 | /* Cound address cells & copy address locally */ | |
6395f318 | 1117 | bus->count_cells(blob, parent, &na, &ns); |
a0342c08 KG |
1118 | if (!OF_CHECK_COUNTS(na, ns)) { |
1119 | printf("%s: Bad cell count for %s\n", __FUNCTION__, | |
1120 | fdt_get_name(blob, node_offset, NULL)); | |
1121 | goto bail; | |
1122 | } | |
1123 | memcpy(addr, in_addr, na * 4); | |
1124 | ||
1125 | debug("OF: bus is %s (na=%d, ns=%d) on %s\n", | |
1126 | bus->name, na, ns, fdt_get_name(blob, parent, NULL)); | |
1127 | of_dump_addr("OF: translating address:", addr, na); | |
1128 | ||
1129 | /* Translate */ | |
1130 | for (;;) { | |
1131 | /* Switch to parent bus */ | |
1132 | node_offset = parent; | |
1133 | parent = fdt_parent_offset(blob, node_offset); | |
1134 | ||
1135 | /* If root, we have finished */ | |
1136 | if (parent < 0) { | |
1137 | debug("OF: reached root node\n"); | |
1138 | result = of_read_number(addr, na); | |
1139 | break; | |
1140 | } | |
1141 | ||
1142 | /* Get new parent bus and counts */ | |
1143 | pbus = &of_busses[0]; | |
6395f318 | 1144 | pbus->count_cells(blob, parent, &pna, &pns); |
a0342c08 KG |
1145 | if (!OF_CHECK_COUNTS(pna, pns)) { |
1146 | printf("%s: Bad cell count for %s\n", __FUNCTION__, | |
1147 | fdt_get_name(blob, node_offset, NULL)); | |
1148 | break; | |
1149 | } | |
1150 | ||
1151 | debug("OF: parent bus is %s (na=%d, ns=%d) on %s\n", | |
1152 | pbus->name, pna, pns, fdt_get_name(blob, parent, NULL)); | |
1153 | ||
1154 | /* Apply bus translation */ | |
1155 | if (of_translate_one(blob, node_offset, bus, pbus, | |
1156 | addr, na, ns, pna, rprop)) | |
1157 | break; | |
1158 | ||
1159 | /* Complete the move up one level */ | |
1160 | na = pna; | |
1161 | ns = pns; | |
1162 | bus = pbus; | |
1163 | ||
1164 | of_dump_addr("OF: one level translation:", addr, na); | |
1165 | } | |
1166 | bail: | |
1167 | ||
1168 | return result; | |
1169 | } | |
1170 | ||
8aa5ec6e | 1171 | u64 fdt_translate_address(void *blob, int node_offset, const fdt32_t *in_addr) |
a0342c08 KG |
1172 | { |
1173 | return __of_translate_address(blob, node_offset, in_addr, "ranges"); | |
1174 | } | |
75e73afd KG |
1175 | |
1176 | /** | |
1177 | * fdt_node_offset_by_compat_reg: Find a node that matches compatiable and | |
1178 | * who's reg property matches a physical cpu address | |
1179 | * | |
1180 | * @blob: ptr to device tree | |
1181 | * @compat: compatiable string to match | |
1182 | * @compat_off: property name | |
1183 | * | |
1184 | */ | |
1185 | int fdt_node_offset_by_compat_reg(void *blob, const char *compat, | |
1186 | phys_addr_t compat_off) | |
1187 | { | |
1188 | int len, off = fdt_node_offset_by_compatible(blob, -1, compat); | |
1189 | while (off != -FDT_ERR_NOTFOUND) { | |
8aa5ec6e | 1190 | const fdt32_t *reg = fdt_getprop(blob, off, "reg", &len); |
75e73afd KG |
1191 | if (reg) { |
1192 | if (compat_off == fdt_translate_address(blob, off, reg)) | |
1193 | return off; | |
1194 | } | |
1195 | off = fdt_node_offset_by_compatible(blob, off, compat); | |
1196 | } | |
1197 | ||
1198 | return -FDT_ERR_NOTFOUND; | |
1199 | } | |
1200 | ||
b4b847e9 KG |
1201 | /** |
1202 | * fdt_alloc_phandle: Return next free phandle value | |
1203 | * | |
1204 | * @blob: ptr to device tree | |
1205 | */ | |
1206 | int fdt_alloc_phandle(void *blob) | |
1207 | { | |
b4141195 MY |
1208 | int offset; |
1209 | uint32_t phandle = 0; | |
b4b847e9 KG |
1210 | |
1211 | for (offset = fdt_next_node(blob, -1, NULL); offset >= 0; | |
1212 | offset = fdt_next_node(blob, offset, NULL)) { | |
50bf17bd | 1213 | phandle = max(phandle, fdt_get_phandle(blob, offset)); |
b4b847e9 | 1214 | } |
75e73afd | 1215 | |
b4b847e9 KG |
1216 | return phandle + 1; |
1217 | } | |
beca5a5f | 1218 | |
a8d2a75d | 1219 | /* |
f117c0f0 | 1220 | * fdt_set_phandle: Create a phandle property for the given node |
a8d2a75d GVB |
1221 | * |
1222 | * @fdt: ptr to device tree | |
1223 | * @nodeoffset: node to update | |
1224 | * @phandle: phandle value to set (must be unique) | |
f117c0f0 KG |
1225 | */ |
1226 | int fdt_set_phandle(void *fdt, int nodeoffset, uint32_t phandle) | |
a8d2a75d GVB |
1227 | { |
1228 | int ret; | |
1229 | ||
1230 | #ifdef DEBUG | |
1231 | int off = fdt_node_offset_by_phandle(fdt, phandle); | |
1232 | ||
1233 | if ((off >= 0) && (off != nodeoffset)) { | |
1234 | char buf[64]; | |
1235 | ||
1236 | fdt_get_path(fdt, nodeoffset, buf, sizeof(buf)); | |
1237 | printf("Trying to update node %s with phandle %u ", | |
1238 | buf, phandle); | |
1239 | ||
1240 | fdt_get_path(fdt, off, buf, sizeof(buf)); | |
1241 | printf("that already exists in node %s.\n", buf); | |
1242 | return -FDT_ERR_BADPHANDLE; | |
1243 | } | |
1244 | #endif | |
1245 | ||
1246 | ret = fdt_setprop_cell(fdt, nodeoffset, "phandle", phandle); | |
1247 | if (ret < 0) | |
1248 | return ret; | |
1249 | ||
1250 | /* | |
1251 | * For now, also set the deprecated "linux,phandle" property, so that we | |
1252 | * don't break older kernels. | |
1253 | */ | |
1254 | ret = fdt_setprop_cell(fdt, nodeoffset, "linux,phandle", phandle); | |
1255 | ||
1256 | return ret; | |
1257 | } | |
1258 | ||
10aeabd1 KG |
1259 | /* |
1260 | * fdt_create_phandle: Create a phandle property for the given node | |
1261 | * | |
1262 | * @fdt: ptr to device tree | |
1263 | * @nodeoffset: node to update | |
1264 | */ | |
3c927ccc | 1265 | unsigned int fdt_create_phandle(void *fdt, int nodeoffset) |
10aeabd1 KG |
1266 | { |
1267 | /* see if there is a phandle already */ | |
1268 | int phandle = fdt_get_phandle(fdt, nodeoffset); | |
1269 | ||
1270 | /* if we got 0, means no phandle so create one */ | |
1271 | if (phandle == 0) { | |
3c927ccc TT |
1272 | int ret; |
1273 | ||
10aeabd1 | 1274 | phandle = fdt_alloc_phandle(fdt); |
3c927ccc TT |
1275 | ret = fdt_set_phandle(fdt, nodeoffset, phandle); |
1276 | if (ret < 0) { | |
1277 | printf("Can't set phandle %u: %s\n", phandle, | |
1278 | fdt_strerror(ret)); | |
1279 | return 0; | |
1280 | } | |
10aeabd1 KG |
1281 | } |
1282 | ||
1283 | return phandle; | |
1284 | } | |
1285 | ||
2a523f52 SL |
1286 | /* |
1287 | * fdt_set_node_status: Set status for the given node | |
1288 | * | |
1289 | * @fdt: ptr to device tree | |
1290 | * @nodeoffset: node to update | |
1291 | * @status: FDT_STATUS_OKAY, FDT_STATUS_DISABLED, | |
1292 | * FDT_STATUS_FAIL, FDT_STATUS_FAIL_ERROR_CODE | |
1293 | * @error_code: optional, only used if status is FDT_STATUS_FAIL_ERROR_CODE | |
1294 | */ | |
1295 | int fdt_set_node_status(void *fdt, int nodeoffset, | |
1296 | enum fdt_status status, unsigned int error_code) | |
1297 | { | |
1298 | char buf[16]; | |
1299 | int ret = 0; | |
1300 | ||
1301 | if (nodeoffset < 0) | |
1302 | return nodeoffset; | |
1303 | ||
1304 | switch (status) { | |
1305 | case FDT_STATUS_OKAY: | |
1306 | ret = fdt_setprop_string(fdt, nodeoffset, "status", "okay"); | |
1307 | break; | |
1308 | case FDT_STATUS_DISABLED: | |
1309 | ret = fdt_setprop_string(fdt, nodeoffset, "status", "disabled"); | |
1310 | break; | |
1311 | case FDT_STATUS_FAIL: | |
1312 | ret = fdt_setprop_string(fdt, nodeoffset, "status", "fail"); | |
1313 | break; | |
1314 | case FDT_STATUS_FAIL_ERROR_CODE: | |
1315 | sprintf(buf, "fail-%d", error_code); | |
1316 | ret = fdt_setprop_string(fdt, nodeoffset, "status", buf); | |
1317 | break; | |
1318 | default: | |
1319 | printf("Invalid fdt status: %x\n", status); | |
1320 | ret = -1; | |
1321 | break; | |
1322 | } | |
1323 | ||
1324 | return ret; | |
1325 | } | |
1326 | ||
1327 | /* | |
1328 | * fdt_set_status_by_alias: Set status for the given node given an alias | |
1329 | * | |
1330 | * @fdt: ptr to device tree | |
1331 | * @alias: alias of node to update | |
1332 | * @status: FDT_STATUS_OKAY, FDT_STATUS_DISABLED, | |
1333 | * FDT_STATUS_FAIL, FDT_STATUS_FAIL_ERROR_CODE | |
1334 | * @error_code: optional, only used if status is FDT_STATUS_FAIL_ERROR_CODE | |
1335 | */ | |
1336 | int fdt_set_status_by_alias(void *fdt, const char* alias, | |
1337 | enum fdt_status status, unsigned int error_code) | |
1338 | { | |
1339 | int offset = fdt_path_offset(fdt, alias); | |
1340 | ||
1341 | return fdt_set_node_status(fdt, offset, status, error_code); | |
1342 | } | |
1343 | ||
096eb3f5 | 1344 | #if defined(CONFIG_VIDEO) || defined(CONFIG_LCD) |
beca5a5f AG |
1345 | int fdt_add_edid(void *blob, const char *compat, unsigned char *edid_buf) |
1346 | { | |
1347 | int noff; | |
1348 | int ret; | |
1349 | ||
1350 | noff = fdt_node_offset_by_compatible(blob, -1, compat); | |
1351 | if (noff != -FDT_ERR_NOTFOUND) { | |
1352 | debug("%s: %s\n", fdt_get_name(blob, noff, 0), compat); | |
1353 | add_edid: | |
1354 | ret = fdt_setprop(blob, noff, "edid", edid_buf, 128); | |
1355 | if (ret == -FDT_ERR_NOSPACE) { | |
1356 | ret = fdt_increase_size(blob, 512); | |
1357 | if (!ret) | |
1358 | goto add_edid; | |
1359 | else | |
1360 | goto err_size; | |
1361 | } else if (ret < 0) { | |
1362 | printf("Can't add property: %s\n", fdt_strerror(ret)); | |
1363 | return ret; | |
1364 | } | |
1365 | } | |
1366 | return 0; | |
1367 | err_size: | |
1368 | printf("Can't increase blob size: %s\n", fdt_strerror(ret)); | |
1369 | return ret; | |
1370 | } | |
1371 | #endif | |
bb682001 TT |
1372 | |
1373 | /* | |
1374 | * Verify the physical address of device tree node for a given alias | |
1375 | * | |
1376 | * This function locates the device tree node of a given alias, and then | |
1377 | * verifies that the physical address of that device matches the given | |
1378 | * parameter. It displays a message if there is a mismatch. | |
1379 | * | |
1380 | * Returns 1 on success, 0 on failure | |
1381 | */ | |
1382 | int fdt_verify_alias_address(void *fdt, int anode, const char *alias, u64 addr) | |
1383 | { | |
1384 | const char *path; | |
8aa5ec6e | 1385 | const fdt32_t *reg; |
bb682001 TT |
1386 | int node, len; |
1387 | u64 dt_addr; | |
1388 | ||
1389 | path = fdt_getprop(fdt, anode, alias, NULL); | |
1390 | if (!path) { | |
1391 | /* If there's no such alias, then it's not a failure */ | |
1392 | return 1; | |
1393 | } | |
1394 | ||
1395 | node = fdt_path_offset(fdt, path); | |
1396 | if (node < 0) { | |
1397 | printf("Warning: device tree alias '%s' points to invalid " | |
1398 | "node %s.\n", alias, path); | |
1399 | return 0; | |
1400 | } | |
1401 | ||
1402 | reg = fdt_getprop(fdt, node, "reg", &len); | |
1403 | if (!reg) { | |
1404 | printf("Warning: device tree node '%s' has no address.\n", | |
1405 | path); | |
1406 | return 0; | |
1407 | } | |
1408 | ||
1409 | dt_addr = fdt_translate_address(fdt, node, reg); | |
1410 | if (addr != dt_addr) { | |
e48f3741 SG |
1411 | printf("Warning: U-Boot configured device %s at address %" |
1412 | PRIx64 ",\n but the device tree has it address %" | |
1413 | PRIx64 ".\n", alias, addr, dt_addr); | |
bb682001 TT |
1414 | return 0; |
1415 | } | |
1416 | ||
1417 | return 1; | |
1418 | } | |
1419 | ||
1420 | /* | |
1421 | * Returns the base address of an SOC or PCI node | |
1422 | */ | |
1423 | u64 fdt_get_base_address(void *fdt, int node) | |
1424 | { | |
1425 | int size; | |
1426 | u32 naddr; | |
8aa5ec6e | 1427 | const fdt32_t *prop; |
bb682001 | 1428 | |
933cdbb4 | 1429 | naddr = fdt_address_cells(fdt, node); |
bb682001 TT |
1430 | |
1431 | prop = fdt_getprop(fdt, node, "ranges", &size); | |
1432 | ||
1433 | return prop ? fdt_translate_address(fdt, node, prop + naddr) : 0; | |
1434 | } | |
c48e6868 AG |
1435 | |
1436 | /* | |
1437 | * Read a property of size <prop_len>. Currently only supports 1 or 2 cells. | |
1438 | */ | |
1439 | static int fdt_read_prop(const fdt32_t *prop, int prop_len, int cell_off, | |
1440 | uint64_t *val, int cells) | |
1441 | { | |
1442 | const fdt32_t *prop32 = &prop[cell_off]; | |
1443 | const fdt64_t *prop64 = (const fdt64_t *)&prop[cell_off]; | |
1444 | ||
1445 | if ((cell_off + cells) > prop_len) | |
1446 | return -FDT_ERR_NOSPACE; | |
1447 | ||
1448 | switch (cells) { | |
1449 | case 1: | |
1450 | *val = fdt32_to_cpu(*prop32); | |
1451 | break; | |
1452 | case 2: | |
1453 | *val = fdt64_to_cpu(*prop64); | |
1454 | break; | |
1455 | default: | |
1456 | return -FDT_ERR_NOSPACE; | |
1457 | } | |
1458 | ||
1459 | return 0; | |
1460 | } | |
1461 | ||
1462 | /** | |
1463 | * fdt_read_range - Read a node's n'th range property | |
1464 | * | |
1465 | * @fdt: ptr to device tree | |
1466 | * @node: offset of node | |
1467 | * @n: range index | |
1468 | * @child_addr: pointer to storage for the "child address" field | |
1469 | * @addr: pointer to storage for the CPU view translated physical start | |
1470 | * @len: pointer to storage for the range length | |
1471 | * | |
1472 | * Convenience function that reads and interprets a specific range out of | |
1473 | * a number of the "ranges" property array. | |
1474 | */ | |
1475 | int fdt_read_range(void *fdt, int node, int n, uint64_t *child_addr, | |
1476 | uint64_t *addr, uint64_t *len) | |
1477 | { | |
1478 | int pnode = fdt_parent_offset(fdt, node); | |
1479 | const fdt32_t *ranges; | |
1480 | int pacells; | |
1481 | int acells; | |
1482 | int scells; | |
1483 | int ranges_len; | |
1484 | int cell = 0; | |
1485 | int r = 0; | |
1486 | ||
1487 | /* | |
1488 | * The "ranges" property is an array of | |
1489 | * { <child address> <parent address> <size in child address space> } | |
1490 | * | |
1491 | * All 3 elements can span a diffent number of cells. Fetch their size. | |
1492 | */ | |
1493 | pacells = fdt_getprop_u32_default_node(fdt, pnode, 0, "#address-cells", 1); | |
1494 | acells = fdt_getprop_u32_default_node(fdt, node, 0, "#address-cells", 1); | |
1495 | scells = fdt_getprop_u32_default_node(fdt, node, 0, "#size-cells", 1); | |
1496 | ||
1497 | /* Now try to get the ranges property */ | |
1498 | ranges = fdt_getprop(fdt, node, "ranges", &ranges_len); | |
1499 | if (!ranges) | |
1500 | return -FDT_ERR_NOTFOUND; | |
1501 | ranges_len /= sizeof(uint32_t); | |
1502 | ||
1503 | /* Jump to the n'th entry */ | |
1504 | cell = n * (pacells + acells + scells); | |
1505 | ||
1506 | /* Read <child address> */ | |
1507 | if (child_addr) { | |
1508 | r = fdt_read_prop(ranges, ranges_len, cell, child_addr, | |
1509 | acells); | |
1510 | if (r) | |
1511 | return r; | |
1512 | } | |
1513 | cell += acells; | |
1514 | ||
1515 | /* Read <parent address> */ | |
1516 | if (addr) | |
1517 | *addr = fdt_translate_address(fdt, node, ranges + cell); | |
1518 | cell += pacells; | |
1519 | ||
1520 | /* Read <size in child address space> */ | |
1521 | if (len) { | |
1522 | r = fdt_read_prop(ranges, ranges_len, cell, len, scells); | |
1523 | if (r) | |
1524 | return r; | |
1525 | } | |
1526 | ||
1527 | return 0; | |
1528 | } | |
d4f495a8 HG |
1529 | |
1530 | /** | |
1531 | * fdt_setup_simplefb_node - Fill and enable a simplefb node | |
1532 | * | |
1533 | * @fdt: ptr to device tree | |
1534 | * @node: offset of the simplefb node | |
1535 | * @base_address: framebuffer base address | |
1536 | * @width: width in pixels | |
1537 | * @height: height in pixels | |
1538 | * @stride: bytes per line | |
1539 | * @format: pixel format string | |
1540 | * | |
1541 | * Convenience function to fill and enable a simplefb node. | |
1542 | */ | |
1543 | int fdt_setup_simplefb_node(void *fdt, int node, u64 base_address, u32 width, | |
1544 | u32 height, u32 stride, const char *format) | |
1545 | { | |
1546 | char name[32]; | |
1547 | fdt32_t cells[4]; | |
1548 | int i, addrc, sizec, ret; | |
1549 | ||
1550 | of_bus_default_count_cells(fdt, fdt_parent_offset(fdt, node), | |
1551 | &addrc, &sizec); | |
1552 | i = 0; | |
1553 | if (addrc == 2) | |
1554 | cells[i++] = cpu_to_fdt32(base_address >> 32); | |
1555 | cells[i++] = cpu_to_fdt32(base_address); | |
1556 | if (sizec == 2) | |
1557 | cells[i++] = 0; | |
1558 | cells[i++] = cpu_to_fdt32(height * stride); | |
1559 | ||
1560 | ret = fdt_setprop(fdt, node, "reg", cells, sizeof(cells[0]) * i); | |
1561 | if (ret < 0) | |
1562 | return ret; | |
1563 | ||
c3ec646d | 1564 | snprintf(name, sizeof(name), "framebuffer@%" PRIx64, base_address); |
d4f495a8 HG |
1565 | ret = fdt_set_name(fdt, node, name); |
1566 | if (ret < 0) | |
1567 | return ret; | |
1568 | ||
1569 | ret = fdt_setprop_u32(fdt, node, "width", width); | |
1570 | if (ret < 0) | |
1571 | return ret; | |
1572 | ||
1573 | ret = fdt_setprop_u32(fdt, node, "height", height); | |
1574 | if (ret < 0) | |
1575 | return ret; | |
1576 | ||
1577 | ret = fdt_setprop_u32(fdt, node, "stride", stride); | |
1578 | if (ret < 0) | |
1579 | return ret; | |
1580 | ||
1581 | ret = fdt_setprop_string(fdt, node, "format", format); | |
1582 | if (ret < 0) | |
1583 | return ret; | |
1584 | ||
1585 | ret = fdt_setprop_string(fdt, node, "status", "okay"); | |
1586 | if (ret < 0) | |
1587 | return ret; | |
1588 | ||
1589 | return 0; | |
1590 | } | |
08daa258 TH |
1591 | |
1592 | /* | |
1593 | * Update native-mode in display-timings from display environment variable. | |
1594 | * The node to update are specified by path. | |
1595 | */ | |
1596 | int fdt_fixup_display(void *blob, const char *path, const char *display) | |
1597 | { | |
1598 | int off, toff; | |
1599 | ||
1600 | if (!display || !path) | |
1601 | return -FDT_ERR_NOTFOUND; | |
1602 | ||
1603 | toff = fdt_path_offset(blob, path); | |
1604 | if (toff >= 0) | |
1605 | toff = fdt_subnode_offset(blob, toff, "display-timings"); | |
1606 | if (toff < 0) | |
1607 | return toff; | |
1608 | ||
1609 | for (off = fdt_first_subnode(blob, toff); | |
1610 | off >= 0; | |
1611 | off = fdt_next_subnode(blob, off)) { | |
1612 | uint32_t h = fdt_get_phandle(blob, off); | |
1613 | debug("%s:0x%x\n", fdt_get_name(blob, off, NULL), | |
1614 | fdt32_to_cpu(h)); | |
1615 | if (strcasecmp(fdt_get_name(blob, off, NULL), display) == 0) | |
1616 | return fdt_setprop_u32(blob, toff, "native-mode", h); | |
1617 | } | |
1618 | return toff; | |
1619 | } |