]>
Commit | Line | Data |
---|---|---|
43e9d192 | 1 | /* Machine description for AArch64 architecture. |
23a5b65a | 2 | Copyright (C) 2009-2014 Free Software Foundation, Inc. |
43e9d192 IB |
3 | Contributed by ARM Ltd. |
4 | ||
5 | This file is part of GCC. | |
6 | ||
7 | GCC is free software; you can redistribute it and/or modify it | |
8 | under the terms of the GNU General Public License as published by | |
9 | the Free Software Foundation; either version 3, or (at your option) | |
10 | any later version. | |
11 | ||
12 | GCC is distributed in the hope that it will be useful, but | |
13 | WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
15 | General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with GCC; see the file COPYING3. If not see | |
19 | <http://www.gnu.org/licenses/>. */ | |
20 | ||
21 | ||
22 | #ifndef GCC_AARCH64_H | |
23 | #define GCC_AARCH64_H | |
24 | ||
25 | /* Target CPU builtins. */ | |
26 | #define TARGET_CPU_CPP_BUILTINS() \ | |
27 | do \ | |
28 | { \ | |
29 | builtin_define ("__aarch64__"); \ | |
30 | if (TARGET_BIG_END) \ | |
31 | builtin_define ("__AARCH64EB__"); \ | |
32 | else \ | |
33 | builtin_define ("__AARCH64EL__"); \ | |
34 | \ | |
683e3333 | 35 | if (TARGET_SIMD) \ |
5750e120 IB |
36 | builtin_define ("__ARM_NEON"); \ |
37 | \ | |
5d357f26 KT |
38 | if (TARGET_CRC32) \ |
39 | builtin_define ("__ARM_FEATURE_CRC32"); \ | |
40 | \ | |
43e9d192 IB |
41 | switch (aarch64_cmodel) \ |
42 | { \ | |
43 | case AARCH64_CMODEL_TINY: \ | |
44 | case AARCH64_CMODEL_TINY_PIC: \ | |
45 | builtin_define ("__AARCH64_CMODEL_TINY__"); \ | |
46 | break; \ | |
47 | case AARCH64_CMODEL_SMALL: \ | |
48 | case AARCH64_CMODEL_SMALL_PIC: \ | |
49 | builtin_define ("__AARCH64_CMODEL_SMALL__");\ | |
50 | break; \ | |
51 | case AARCH64_CMODEL_LARGE: \ | |
52 | builtin_define ("__AARCH64_CMODEL_LARGE__"); \ | |
53 | break; \ | |
54 | default: \ | |
55 | break; \ | |
56 | } \ | |
57 | \ | |
43be9a95 YZ |
58 | if (TARGET_ILP32) \ |
59 | { \ | |
60 | cpp_define (parse_in, "_ILP32"); \ | |
61 | cpp_define (parse_in, "__ILP32__"); \ | |
62 | } \ | |
afb582f1 TB |
63 | if (TARGET_CRYPTO) \ |
64 | builtin_define ("__ARM_FEATURE_CRYPTO"); \ | |
43e9d192 IB |
65 | } while (0) |
66 | ||
67 | \f | |
68 | ||
69 | /* Target machine storage layout. */ | |
70 | ||
71 | #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \ | |
72 | if (GET_MODE_CLASS (MODE) == MODE_INT \ | |
73 | && GET_MODE_SIZE (MODE) < 4) \ | |
74 | { \ | |
75 | if (MODE == QImode || MODE == HImode) \ | |
76 | { \ | |
77 | MODE = SImode; \ | |
78 | } \ | |
79 | } | |
80 | ||
81 | /* Bits are always numbered from the LSBit. */ | |
82 | #define BITS_BIG_ENDIAN 0 | |
83 | ||
84 | /* Big/little-endian flavour. */ | |
85 | #define BYTES_BIG_ENDIAN (TARGET_BIG_END != 0) | |
86 | #define WORDS_BIG_ENDIAN (BYTES_BIG_ENDIAN) | |
87 | ||
88 | /* AdvSIMD is supported in the default configuration, unless disabled by | |
683e3333 KT |
89 | -mgeneral-regs-only or by the +nosimd extension. */ |
90 | #define TARGET_SIMD (!TARGET_GENERAL_REGS_ONLY && AARCH64_ISA_SIMD) | |
91 | #define TARGET_FLOAT (!TARGET_GENERAL_REGS_ONLY && AARCH64_ISA_FP) | |
43e9d192 IB |
92 | |
93 | #define UNITS_PER_WORD 8 | |
94 | ||
95 | #define UNITS_PER_VREG 16 | |
96 | ||
97 | #define PARM_BOUNDARY 64 | |
98 | ||
99 | #define STACK_BOUNDARY 128 | |
100 | ||
101 | #define FUNCTION_BOUNDARY 32 | |
102 | ||
103 | #define EMPTY_FIELD_BOUNDARY 32 | |
104 | ||
105 | #define BIGGEST_ALIGNMENT 128 | |
106 | ||
107 | #define SHORT_TYPE_SIZE 16 | |
108 | ||
109 | #define INT_TYPE_SIZE 32 | |
110 | ||
17a819cb YZ |
111 | #define LONG_TYPE_SIZE (TARGET_ILP32 ? 32 : 64) |
112 | ||
113 | #define POINTER_SIZE (TARGET_ILP32 ? 32 : 64) | |
43e9d192 IB |
114 | |
115 | #define LONG_LONG_TYPE_SIZE 64 | |
116 | ||
117 | #define FLOAT_TYPE_SIZE 32 | |
118 | ||
119 | #define DOUBLE_TYPE_SIZE 64 | |
120 | ||
121 | #define LONG_DOUBLE_TYPE_SIZE 128 | |
122 | ||
123 | /* The architecture reserves all bits of the address for hardware use, | |
124 | so the vbit must go into the delta field of pointers to member | |
125 | functions. This is the same config as that in the AArch32 | |
126 | port. */ | |
127 | #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta | |
128 | ||
129 | /* Make strings word-aligned so that strcpy from constants will be | |
130 | faster. */ | |
131 | #define CONSTANT_ALIGNMENT(EXP, ALIGN) \ | |
132 | ((TREE_CODE (EXP) == STRING_CST \ | |
133 | && !optimize_size \ | |
134 | && (ALIGN) < BITS_PER_WORD) \ | |
135 | ? BITS_PER_WORD : ALIGN) | |
136 | ||
137 | #define DATA_ALIGNMENT(EXP, ALIGN) \ | |
138 | ((((ALIGN) < BITS_PER_WORD) \ | |
139 | && (TREE_CODE (EXP) == ARRAY_TYPE \ | |
140 | || TREE_CODE (EXP) == UNION_TYPE \ | |
141 | || TREE_CODE (EXP) == RECORD_TYPE)) \ | |
142 | ? BITS_PER_WORD : (ALIGN)) | |
143 | ||
144 | #define LOCAL_ALIGNMENT(EXP, ALIGN) DATA_ALIGNMENT(EXP, ALIGN) | |
145 | ||
146 | #define STRUCTURE_SIZE_BOUNDARY 8 | |
147 | ||
148 | /* Defined by the ABI */ | |
149 | #define WCHAR_TYPE "unsigned int" | |
150 | #define WCHAR_TYPE_SIZE 32 | |
151 | ||
152 | /* Using long long breaks -ansi and -std=c90, so these will need to be | |
153 | made conditional for an LLP64 ABI. */ | |
154 | ||
155 | #define SIZE_TYPE "long unsigned int" | |
156 | ||
157 | #define PTRDIFF_TYPE "long int" | |
158 | ||
159 | #define PCC_BITFIELD_TYPE_MATTERS 1 | |
160 | ||
161 | ||
162 | /* Instruction tuning/selection flags. */ | |
163 | ||
164 | /* Bit values used to identify processor capabilities. */ | |
165 | #define AARCH64_FL_SIMD (1 << 0) /* Has SIMD instructions. */ | |
166 | #define AARCH64_FL_FP (1 << 1) /* Has FP. */ | |
167 | #define AARCH64_FL_CRYPTO (1 << 2) /* Has crypto. */ | |
168 | #define AARCH64_FL_SLOWMUL (1 << 3) /* A slow multiply core. */ | |
5922847b | 169 | #define AARCH64_FL_CRC (1 << 4) /* Has CRC. */ |
43e9d192 IB |
170 | |
171 | /* Has FP and SIMD. */ | |
172 | #define AARCH64_FL_FPSIMD (AARCH64_FL_FP | AARCH64_FL_SIMD) | |
173 | ||
174 | /* Has FP without SIMD. */ | |
175 | #define AARCH64_FL_FPQ16 (AARCH64_FL_FP & ~AARCH64_FL_SIMD) | |
176 | ||
177 | /* Architecture flags that effect instruction selection. */ | |
178 | #define AARCH64_FL_FOR_ARCH8 (AARCH64_FL_FPSIMD) | |
179 | ||
180 | /* Macros to test ISA flags. */ | |
181 | extern unsigned long aarch64_isa_flags; | |
5922847b | 182 | #define AARCH64_ISA_CRC (aarch64_isa_flags & AARCH64_FL_CRC) |
43e9d192 IB |
183 | #define AARCH64_ISA_CRYPTO (aarch64_isa_flags & AARCH64_FL_CRYPTO) |
184 | #define AARCH64_ISA_FP (aarch64_isa_flags & AARCH64_FL_FP) | |
185 | #define AARCH64_ISA_SIMD (aarch64_isa_flags & AARCH64_FL_SIMD) | |
186 | ||
187 | /* Macros to test tuning flags. */ | |
188 | extern unsigned long aarch64_tune_flags; | |
189 | #define AARCH64_TUNE_SLOWMUL (aarch64_tune_flags & AARCH64_FL_SLOWMUL) | |
190 | ||
683e3333 KT |
191 | /* Crypto is an optional extension to AdvSIMD. */ |
192 | #define TARGET_CRYPTO (TARGET_SIMD && AARCH64_ISA_CRYPTO) | |
43e9d192 | 193 | |
5d357f26 KT |
194 | /* CRC instructions that can be enabled through +crc arch extension. */ |
195 | #define TARGET_CRC32 (AARCH64_ISA_CRC) | |
196 | ||
43e9d192 IB |
197 | /* Standard register usage. */ |
198 | ||
199 | /* 31 64-bit general purpose registers R0-R30: | |
200 | R30 LR (link register) | |
201 | R29 FP (frame pointer) | |
202 | R19-R28 Callee-saved registers | |
203 | R18 The platform register; use as temporary register. | |
204 | R17 IP1 The second intra-procedure-call temporary register | |
205 | (can be used by call veneers and PLT code); otherwise use | |
206 | as a temporary register | |
207 | R16 IP0 The first intra-procedure-call temporary register (can | |
208 | be used by call veneers and PLT code); otherwise use as a | |
209 | temporary register | |
210 | R9-R15 Temporary registers | |
211 | R8 Structure value parameter / temporary register | |
212 | R0-R7 Parameter/result registers | |
213 | ||
214 | SP stack pointer, encoded as X/R31 where permitted. | |
215 | ZR zero register, encoded as X/R31 elsewhere | |
216 | ||
217 | 32 x 128-bit floating-point/vector registers | |
218 | V16-V31 Caller-saved (temporary) registers | |
219 | V8-V15 Callee-saved registers | |
220 | V0-V7 Parameter/result registers | |
221 | ||
222 | The vector register V0 holds scalar B0, H0, S0 and D0 in its least | |
223 | significant bits. Unlike AArch32 S1 is not packed into D0, | |
224 | etc. */ | |
225 | ||
226 | /* Note that we don't mark X30 as a call-clobbered register. The idea is | |
227 | that it's really the call instructions themselves which clobber X30. | |
228 | We don't care what the called function does with it afterwards. | |
229 | ||
230 | This approach makes it easier to implement sibcalls. Unlike normal | |
231 | calls, sibcalls don't clobber X30, so the register reaches the | |
232 | called function intact. EPILOGUE_USES says that X30 is useful | |
233 | to the called function. */ | |
234 | ||
235 | #define FIXED_REGISTERS \ | |
236 | { \ | |
237 | 0, 0, 0, 0, 0, 0, 0, 0, /* R0 - R7 */ \ | |
238 | 0, 0, 0, 0, 0, 0, 0, 0, /* R8 - R15 */ \ | |
239 | 0, 0, 0, 0, 0, 0, 0, 0, /* R16 - R23 */ \ | |
240 | 0, 0, 0, 0, 0, 1, 0, 1, /* R24 - R30, SP */ \ | |
241 | 0, 0, 0, 0, 0, 0, 0, 0, /* V0 - V7 */ \ | |
242 | 0, 0, 0, 0, 0, 0, 0, 0, /* V8 - V15 */ \ | |
243 | 0, 0, 0, 0, 0, 0, 0, 0, /* V16 - V23 */ \ | |
244 | 0, 0, 0, 0, 0, 0, 0, 0, /* V24 - V31 */ \ | |
245 | 1, 1, 1, /* SFP, AP, CC */ \ | |
246 | } | |
247 | ||
248 | #define CALL_USED_REGISTERS \ | |
249 | { \ | |
250 | 1, 1, 1, 1, 1, 1, 1, 1, /* R0 - R7 */ \ | |
251 | 1, 1, 1, 1, 1, 1, 1, 1, /* R8 - R15 */ \ | |
252 | 1, 1, 1, 0, 0, 0, 0, 0, /* R16 - R23 */ \ | |
253 | 0, 0, 0, 0, 0, 1, 0, 1, /* R24 - R30, SP */ \ | |
254 | 1, 1, 1, 1, 1, 1, 1, 1, /* V0 - V7 */ \ | |
255 | 0, 0, 0, 0, 0, 0, 0, 0, /* V8 - V15 */ \ | |
256 | 1, 1, 1, 1, 1, 1, 1, 1, /* V16 - V23 */ \ | |
257 | 1, 1, 1, 1, 1, 1, 1, 1, /* V24 - V31 */ \ | |
258 | 1, 1, 1, /* SFP, AP, CC */ \ | |
259 | } | |
260 | ||
261 | #define REGISTER_NAMES \ | |
262 | { \ | |
263 | "x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7", \ | |
264 | "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", \ | |
265 | "x16", "x17", "x18", "x19", "x20", "x21", "x22", "x23", \ | |
266 | "x24", "x25", "x26", "x27", "x28", "x29", "x30", "sp", \ | |
267 | "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", \ | |
268 | "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", \ | |
269 | "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", \ | |
270 | "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", \ | |
271 | "sfp", "ap", "cc", \ | |
272 | } | |
273 | ||
274 | /* Generate the register aliases for core register N */ | |
275 | #define R_ALIASES(N) {"r" # N, R0_REGNUM + (N)}, \ | |
276 | {"w" # N, R0_REGNUM + (N)} | |
277 | ||
278 | #define V_ALIASES(N) {"q" # N, V0_REGNUM + (N)}, \ | |
279 | {"d" # N, V0_REGNUM + (N)}, \ | |
280 | {"s" # N, V0_REGNUM + (N)}, \ | |
281 | {"h" # N, V0_REGNUM + (N)}, \ | |
282 | {"b" # N, V0_REGNUM + (N)} | |
283 | ||
284 | /* Provide aliases for all of the ISA defined register name forms. | |
285 | These aliases are convenient for use in the clobber lists of inline | |
286 | asm statements. */ | |
287 | ||
288 | #define ADDITIONAL_REGISTER_NAMES \ | |
289 | { R_ALIASES(0), R_ALIASES(1), R_ALIASES(2), R_ALIASES(3), \ | |
290 | R_ALIASES(4), R_ALIASES(5), R_ALIASES(6), R_ALIASES(7), \ | |
291 | R_ALIASES(8), R_ALIASES(9), R_ALIASES(10), R_ALIASES(11), \ | |
292 | R_ALIASES(12), R_ALIASES(13), R_ALIASES(14), R_ALIASES(15), \ | |
293 | R_ALIASES(16), R_ALIASES(17), R_ALIASES(18), R_ALIASES(19), \ | |
294 | R_ALIASES(20), R_ALIASES(21), R_ALIASES(22), R_ALIASES(23), \ | |
295 | R_ALIASES(24), R_ALIASES(25), R_ALIASES(26), R_ALIASES(27), \ | |
9259db42 | 296 | R_ALIASES(28), R_ALIASES(29), R_ALIASES(30), {"wsp", R0_REGNUM + 31}, \ |
43e9d192 IB |
297 | V_ALIASES(0), V_ALIASES(1), V_ALIASES(2), V_ALIASES(3), \ |
298 | V_ALIASES(4), V_ALIASES(5), V_ALIASES(6), V_ALIASES(7), \ | |
299 | V_ALIASES(8), V_ALIASES(9), V_ALIASES(10), V_ALIASES(11), \ | |
300 | V_ALIASES(12), V_ALIASES(13), V_ALIASES(14), V_ALIASES(15), \ | |
301 | V_ALIASES(16), V_ALIASES(17), V_ALIASES(18), V_ALIASES(19), \ | |
302 | V_ALIASES(20), V_ALIASES(21), V_ALIASES(22), V_ALIASES(23), \ | |
303 | V_ALIASES(24), V_ALIASES(25), V_ALIASES(26), V_ALIASES(27), \ | |
304 | V_ALIASES(28), V_ALIASES(29), V_ALIASES(30), V_ALIASES(31) \ | |
305 | } | |
306 | ||
307 | /* Say that the epilogue uses the return address register. Note that | |
308 | in the case of sibcalls, the values "used by the epilogue" are | |
309 | considered live at the start of the called function. */ | |
310 | ||
311 | #define EPILOGUE_USES(REGNO) \ | |
312 | ((REGNO) == LR_REGNUM) | |
313 | ||
314 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
315 | the stack pointer does not matter. The value is tested only in | |
316 | functions that have frame pointers. */ | |
317 | #define EXIT_IGNORE_STACK 1 | |
318 | ||
319 | #define STATIC_CHAIN_REGNUM R18_REGNUM | |
320 | #define HARD_FRAME_POINTER_REGNUM R29_REGNUM | |
321 | #define FRAME_POINTER_REGNUM SFP_REGNUM | |
322 | #define STACK_POINTER_REGNUM SP_REGNUM | |
323 | #define ARG_POINTER_REGNUM AP_REGNUM | |
324 | #define FIRST_PSEUDO_REGISTER 67 | |
325 | ||
326 | /* The number of (integer) argument register available. */ | |
327 | #define NUM_ARG_REGS 8 | |
328 | #define NUM_FP_ARG_REGS 8 | |
329 | ||
330 | /* A Homogeneous Floating-Point or Short-Vector Aggregate may have at most | |
331 | four members. */ | |
332 | #define HA_MAX_NUM_FLDS 4 | |
333 | ||
334 | /* External dwarf register number scheme. These number are used to | |
335 | identify registers in dwarf debug information, the values are | |
336 | defined by the AArch64 ABI. The numbering scheme is independent of | |
337 | GCC's internal register numbering scheme. */ | |
338 | ||
339 | #define AARCH64_DWARF_R0 0 | |
340 | ||
341 | /* The number of R registers, note 31! not 32. */ | |
342 | #define AARCH64_DWARF_NUMBER_R 31 | |
343 | ||
344 | #define AARCH64_DWARF_SP 31 | |
345 | #define AARCH64_DWARF_V0 64 | |
346 | ||
347 | /* The number of V registers. */ | |
348 | #define AARCH64_DWARF_NUMBER_V 32 | |
349 | ||
350 | /* For signal frames we need to use an alternative return column. This | |
351 | value must not correspond to a hard register and must be out of the | |
352 | range of DWARF_FRAME_REGNUM(). */ | |
353 | #define DWARF_ALT_FRAME_RETURN_COLUMN \ | |
354 | (AARCH64_DWARF_V0 + AARCH64_DWARF_NUMBER_V) | |
355 | ||
356 | /* We add 1 extra frame register for use as the | |
357 | DWARF_ALT_FRAME_RETURN_COLUMN. */ | |
358 | #define DWARF_FRAME_REGISTERS (DWARF_ALT_FRAME_RETURN_COLUMN + 1) | |
359 | ||
360 | ||
361 | #define DBX_REGISTER_NUMBER(REGNO) aarch64_dbx_register_number (REGNO) | |
362 | /* Provide a definition of DWARF_FRAME_REGNUM here so that fallback unwinders | |
363 | can use DWARF_ALT_FRAME_RETURN_COLUMN defined below. This is just the same | |
364 | as the default definition in dwarf2out.c. */ | |
365 | #undef DWARF_FRAME_REGNUM | |
366 | #define DWARF_FRAME_REGNUM(REGNO) DBX_REGISTER_NUMBER (REGNO) | |
367 | ||
368 | #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LR_REGNUM) | |
369 | ||
370 | #define HARD_REGNO_NREGS(REGNO, MODE) aarch64_hard_regno_nregs (REGNO, MODE) | |
371 | ||
372 | #define HARD_REGNO_MODE_OK(REGNO, MODE) aarch64_hard_regno_mode_ok (REGNO, MODE) | |
373 | ||
97e1ad78 | 374 | #define MODES_TIEABLE_P(MODE1, MODE2) aarch64_modes_tieable_p (MODE1, MODE2) |
43e9d192 IB |
375 | |
376 | #define DWARF2_UNWIND_INFO 1 | |
377 | ||
378 | /* Use R0 through R3 to pass exception handling information. */ | |
379 | #define EH_RETURN_DATA_REGNO(N) \ | |
380 | ((N) < 4 ? ((unsigned int) R0_REGNUM + (N)) : INVALID_REGNUM) | |
381 | ||
382 | /* Select a format to encode pointers in exception handling data. */ | |
383 | #define ASM_PREFERRED_EH_DATA_FORMAT(CODE, GLOBAL) \ | |
384 | aarch64_asm_preferred_eh_data_format ((CODE), (GLOBAL)) | |
385 | ||
386 | /* The register that holds the return address in exception handlers. */ | |
387 | #define AARCH64_EH_STACKADJ_REGNUM (R0_REGNUM + 4) | |
388 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, AARCH64_EH_STACKADJ_REGNUM) | |
389 | ||
390 | /* Don't use __builtin_setjmp until we've defined it. */ | |
391 | #undef DONT_USE_BUILTIN_SETJMP | |
392 | #define DONT_USE_BUILTIN_SETJMP 1 | |
393 | ||
394 | /* Register in which the structure value is to be returned. */ | |
395 | #define AARCH64_STRUCT_VALUE_REGNUM R8_REGNUM | |
396 | ||
397 | /* Non-zero if REGNO is part of the Core register set. | |
398 | ||
399 | The rather unusual way of expressing this check is to avoid | |
400 | warnings when building the compiler when R0_REGNUM is 0 and REGNO | |
401 | is unsigned. */ | |
402 | #define GP_REGNUM_P(REGNO) \ | |
403 | (((unsigned) (REGNO - R0_REGNUM)) <= (R30_REGNUM - R0_REGNUM)) | |
404 | ||
405 | #define FP_REGNUM_P(REGNO) \ | |
406 | (((unsigned) (REGNO - V0_REGNUM)) <= (V31_REGNUM - V0_REGNUM)) | |
407 | ||
408 | #define FP_LO_REGNUM_P(REGNO) \ | |
409 | (((unsigned) (REGNO - V0_REGNUM)) <= (V15_REGNUM - V0_REGNUM)) | |
410 | ||
411 | \f | |
412 | /* Register and constant classes. */ | |
413 | ||
414 | enum reg_class | |
415 | { | |
416 | NO_REGS, | |
fee9ba42 | 417 | CALLER_SAVE_REGS, |
43e9d192 IB |
418 | GENERAL_REGS, |
419 | STACK_REG, | |
420 | POINTER_REGS, | |
421 | FP_LO_REGS, | |
422 | FP_REGS, | |
423 | ALL_REGS, | |
424 | LIM_REG_CLASSES /* Last */ | |
425 | }; | |
426 | ||
427 | #define N_REG_CLASSES ((int) LIM_REG_CLASSES) | |
428 | ||
429 | #define REG_CLASS_NAMES \ | |
430 | { \ | |
431 | "NO_REGS", \ | |
fee9ba42 | 432 | "CALLER_SAVE_REGS", \ |
43e9d192 IB |
433 | "GENERAL_REGS", \ |
434 | "STACK_REG", \ | |
435 | "POINTER_REGS", \ | |
436 | "FP_LO_REGS", \ | |
437 | "FP_REGS", \ | |
438 | "ALL_REGS" \ | |
439 | } | |
440 | ||
441 | #define REG_CLASS_CONTENTS \ | |
442 | { \ | |
443 | { 0x00000000, 0x00000000, 0x00000000 }, /* NO_REGS */ \ | |
fee9ba42 | 444 | { 0x0007ffff, 0x00000000, 0x00000000 }, /* CALLER_SAVE_REGS */ \ |
43e9d192 IB |
445 | { 0x7fffffff, 0x00000000, 0x00000003 }, /* GENERAL_REGS */ \ |
446 | { 0x80000000, 0x00000000, 0x00000000 }, /* STACK_REG */ \ | |
447 | { 0xffffffff, 0x00000000, 0x00000003 }, /* POINTER_REGS */ \ | |
448 | { 0x00000000, 0x0000ffff, 0x00000000 }, /* FP_LO_REGS */ \ | |
449 | { 0x00000000, 0xffffffff, 0x00000000 }, /* FP_REGS */ \ | |
450 | { 0xffffffff, 0xffffffff, 0x00000007 } /* ALL_REGS */ \ | |
451 | } | |
452 | ||
453 | #define REGNO_REG_CLASS(REGNO) aarch64_regno_regclass (REGNO) | |
454 | ||
a4a182c6 | 455 | #define INDEX_REG_CLASS GENERAL_REGS |
43e9d192 IB |
456 | #define BASE_REG_CLASS POINTER_REGS |
457 | ||
6991c977 | 458 | /* Register pairs used to eliminate unneeded registers that point into |
43e9d192 IB |
459 | the stack frame. */ |
460 | #define ELIMINABLE_REGS \ | |
461 | { \ | |
462 | { ARG_POINTER_REGNUM, STACK_POINTER_REGNUM }, \ | |
463 | { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM }, \ | |
464 | { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM }, \ | |
465 | { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM }, \ | |
466 | } | |
467 | ||
468 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ | |
469 | (OFFSET) = aarch64_initial_elimination_offset (FROM, TO) | |
470 | ||
471 | /* CPU/ARCH option handling. */ | |
472 | #include "config/aarch64/aarch64-opts.h" | |
473 | ||
474 | enum target_cpus | |
475 | { | |
192ed1dd JG |
476 | #define AARCH64_CORE(NAME, INTERNAL_IDENT, IDENT, ARCH, FLAGS, COSTS) \ |
477 | TARGET_CPU_##INTERNAL_IDENT, | |
43e9d192 IB |
478 | #include "aarch64-cores.def" |
479 | #undef AARCH64_CORE | |
480 | TARGET_CPU_generic | |
481 | }; | |
482 | ||
a3cd0246 | 483 | /* If there is no CPU defined at configure, use generic as default. */ |
43e9d192 IB |
484 | #ifndef TARGET_CPU_DEFAULT |
485 | #define TARGET_CPU_DEFAULT \ | |
a3cd0246 | 486 | (TARGET_CPU_generic | (AARCH64_CPU_DEFAULT_FLAGS << 6)) |
43e9d192 IB |
487 | #endif |
488 | ||
489 | /* The processor for which instructions should be scheduled. */ | |
490 | extern enum aarch64_processor aarch64_tune; | |
491 | ||
492 | /* RTL generation support. */ | |
493 | #define INIT_EXPANDERS aarch64_init_expanders () | |
494 | \f | |
495 | ||
496 | /* Stack layout; function entry, exit and calling. */ | |
497 | #define STACK_GROWS_DOWNWARD 1 | |
498 | ||
6991c977 | 499 | #define FRAME_GROWS_DOWNWARD 1 |
43e9d192 IB |
500 | |
501 | #define STARTING_FRAME_OFFSET 0 | |
502 | ||
503 | #define ACCUMULATE_OUTGOING_ARGS 1 | |
504 | ||
505 | #define FIRST_PARM_OFFSET(FNDECL) 0 | |
506 | ||
507 | /* Fix for VFP */ | |
508 | #define LIBCALL_VALUE(MODE) \ | |
509 | gen_rtx_REG (MODE, FLOAT_MODE_P (MODE) ? V0_REGNUM : R0_REGNUM) | |
510 | ||
511 | #define DEFAULT_PCC_STRUCT_RETURN 0 | |
512 | ||
513 | #define AARCH64_ROUND_UP(X, ALIGNMENT) \ | |
514 | (((X) + ((ALIGNMENT) - 1)) & ~((ALIGNMENT) - 1)) | |
515 | ||
516 | #define AARCH64_ROUND_DOWN(X, ALIGNMENT) \ | |
517 | ((X) & ~((ALIGNMENT) - 1)) | |
518 | ||
519 | #ifdef HOST_WIDE_INT | |
520 | struct GTY (()) aarch64_frame | |
521 | { | |
522 | HOST_WIDE_INT reg_offset[FIRST_PSEUDO_REGISTER]; | |
8799637a MS |
523 | |
524 | /* The number of extra stack bytes taken up by register varargs. | |
525 | This area is allocated by the callee at the very top of the | |
526 | frame. This value is rounded up to a multiple of | |
527 | STACK_BOUNDARY. */ | |
528 | HOST_WIDE_INT saved_varargs_size; | |
529 | ||
43e9d192 IB |
530 | HOST_WIDE_INT saved_regs_size; |
531 | /* Padding if needed after the all the callee save registers have | |
532 | been saved. */ | |
533 | HOST_WIDE_INT padding0; | |
534 | HOST_WIDE_INT hardfp_offset; /* HARD_FRAME_POINTER_REGNUM */ | |
43e9d192 | 535 | |
1c960e02 MS |
536 | /* Offset from the base of the frame (incomming SP) to the |
537 | hard_frame_pointer. This value is always a multiple of | |
538 | STACK_BOUNDARY. */ | |
539 | HOST_WIDE_INT hard_fp_offset; | |
540 | ||
541 | /* The size of the frame. This value is the offset from base of the | |
542 | * frame (incomming SP) to the stack_pointer. This value is always | |
543 | * a multiple of STACK_BOUNDARY. */ | |
544 | ||
545 | HOST_WIDE_INT frame_size; | |
546 | ||
43e9d192 IB |
547 | bool laid_out; |
548 | }; | |
549 | ||
550 | typedef struct GTY (()) machine_function | |
551 | { | |
552 | struct aarch64_frame frame; | |
43e9d192 IB |
553 | } machine_function; |
554 | #endif | |
555 | ||
17a819cb YZ |
556 | /* Which ABI to use. */ |
557 | enum aarch64_abi_type | |
558 | { | |
559 | AARCH64_ABI_LP64 = 0, | |
560 | AARCH64_ABI_ILP32 = 1 | |
561 | }; | |
562 | ||
563 | #ifndef AARCH64_ABI_DEFAULT | |
564 | #define AARCH64_ABI_DEFAULT AARCH64_ABI_LP64 | |
565 | #endif | |
566 | ||
567 | #define TARGET_ILP32 (aarch64_abi & AARCH64_ABI_ILP32) | |
43e9d192 | 568 | |
43e9d192 IB |
569 | enum arm_pcs |
570 | { | |
571 | ARM_PCS_AAPCS64, /* Base standard AAPCS for 64 bit. */ | |
572 | ARM_PCS_UNKNOWN | |
573 | }; | |
574 | ||
575 | ||
43e9d192 | 576 | extern enum arm_pcs arm_pcs_variant; |
43e9d192 IB |
577 | |
578 | #ifndef ARM_DEFAULT_PCS | |
579 | #define ARM_DEFAULT_PCS ARM_PCS_AAPCS64 | |
580 | #endif | |
581 | ||
582 | /* We can't use enum machine_mode inside a generator file because it | |
583 | hasn't been created yet; we shouldn't be using any code that | |
584 | needs the real definition though, so this ought to be safe. */ | |
585 | #ifdef GENERATOR_FILE | |
586 | #define MACHMODE int | |
587 | #else | |
588 | #include "insn-modes.h" | |
589 | #define MACHMODE enum machine_mode | |
590 | #endif | |
591 | ||
592 | ||
593 | /* AAPCS related state tracking. */ | |
594 | typedef struct | |
595 | { | |
596 | enum arm_pcs pcs_variant; | |
597 | int aapcs_arg_processed; /* No need to lay out this argument again. */ | |
598 | int aapcs_ncrn; /* Next Core register number. */ | |
599 | int aapcs_nextncrn; /* Next next core register number. */ | |
600 | int aapcs_nvrn; /* Next Vector register number. */ | |
601 | int aapcs_nextnvrn; /* Next Next Vector register number. */ | |
602 | rtx aapcs_reg; /* Register assigned to this argument. This | |
603 | is NULL_RTX if this parameter goes on | |
604 | the stack. */ | |
605 | MACHMODE aapcs_vfp_rmode; | |
606 | int aapcs_stack_words; /* If the argument is passed on the stack, this | |
607 | is the number of words needed, after rounding | |
608 | up. Only meaningful when | |
609 | aapcs_reg == NULL_RTX. */ | |
610 | int aapcs_stack_size; /* The total size (in words, per 8 byte) of the | |
611 | stack arg area so far. */ | |
612 | } CUMULATIVE_ARGS; | |
613 | ||
614 | #define FUNCTION_ARG_PADDING(MODE, TYPE) \ | |
615 | (aarch64_pad_arg_upward (MODE, TYPE) ? upward : downward) | |
616 | ||
617 | #define BLOCK_REG_PADDING(MODE, TYPE, FIRST) \ | |
618 | (aarch64_pad_reg_upward (MODE, TYPE, FIRST) ? upward : downward) | |
619 | ||
620 | #define PAD_VARARGS_DOWN 0 | |
621 | ||
622 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \ | |
623 | aarch64_init_cumulative_args (&(CUM), FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) | |
624 | ||
625 | #define FUNCTION_ARG_REGNO_P(REGNO) \ | |
626 | aarch64_function_arg_regno_p(REGNO) | |
627 | \f | |
628 | ||
629 | /* ISA Features. */ | |
630 | ||
631 | /* Addressing modes, etc. */ | |
632 | #define HAVE_POST_INCREMENT 1 | |
633 | #define HAVE_PRE_INCREMENT 1 | |
634 | #define HAVE_POST_DECREMENT 1 | |
635 | #define HAVE_PRE_DECREMENT 1 | |
636 | #define HAVE_POST_MODIFY_DISP 1 | |
637 | #define HAVE_PRE_MODIFY_DISP 1 | |
638 | ||
639 | #define MAX_REGS_PER_ADDRESS 2 | |
640 | ||
641 | #define CONSTANT_ADDRESS_P(X) aarch64_constant_address_p(X) | |
642 | ||
643 | /* Try a machine-dependent way of reloading an illegitimate address | |
644 | operand. If we find one, push the reload and jump to WIN. This | |
645 | macro is used in only one place: `find_reloads_address' in reload.c. */ | |
646 | ||
647 | #define LEGITIMIZE_RELOAD_ADDRESS(X, MODE, OPNUM, TYPE, IND_L, WIN) \ | |
648 | do { \ | |
649 | rtx new_x = aarch64_legitimize_reload_address (&(X), MODE, OPNUM, TYPE, \ | |
650 | IND_L); \ | |
651 | if (new_x) \ | |
652 | { \ | |
653 | X = new_x; \ | |
654 | goto WIN; \ | |
655 | } \ | |
656 | } while (0) | |
657 | ||
658 | #define REGNO_OK_FOR_BASE_P(REGNO) \ | |
659 | aarch64_regno_ok_for_base_p (REGNO, true) | |
660 | ||
661 | #define REGNO_OK_FOR_INDEX_P(REGNO) \ | |
662 | aarch64_regno_ok_for_index_p (REGNO, true) | |
663 | ||
664 | #define LEGITIMATE_PIC_OPERAND_P(X) \ | |
665 | aarch64_legitimate_pic_operand_p (X) | |
666 | ||
667 | #define CASE_VECTOR_MODE Pmode | |
668 | ||
669 | #define DEFAULT_SIGNED_CHAR 0 | |
670 | ||
671 | /* An integer expression for the size in bits of the largest integer machine | |
672 | mode that should actually be used. We allow pairs of registers. */ | |
673 | #define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TImode) | |
674 | ||
675 | /* Maximum bytes moved by a single instruction (load/store pair). */ | |
676 | #define MOVE_MAX (UNITS_PER_WORD * 2) | |
677 | ||
678 | /* The base cost overhead of a memcpy call, for MOVE_RATIO and friends. */ | |
679 | #define AARCH64_CALL_RATIO 8 | |
680 | ||
e2c75eea JG |
681 | /* MOVE_RATIO dictates when we will use the move_by_pieces infrastructure. |
682 | move_by_pieces will continually copy the largest safe chunks. So a | |
683 | 7-byte copy is a 4-byte + 2-byte + byte copy. This proves inefficient | |
684 | for both size and speed of copy, so we will instead use the "movmem" | |
685 | standard name to implement the copy. This logic does not apply when | |
686 | targeting -mstrict-align, so keep a sensible default in that case. */ | |
43e9d192 | 687 | #define MOVE_RATIO(speed) \ |
e2c75eea | 688 | (!STRICT_ALIGNMENT ? 2 : (((speed) ? 15 : AARCH64_CALL_RATIO) / 2)) |
43e9d192 IB |
689 | |
690 | /* For CLEAR_RATIO, when optimizing for size, give a better estimate | |
691 | of the length of a memset call, but use the default otherwise. */ | |
692 | #define CLEAR_RATIO(speed) \ | |
693 | ((speed) ? 15 : AARCH64_CALL_RATIO) | |
694 | ||
695 | /* SET_RATIO is similar to CLEAR_RATIO, but for a non-zero constant, so when | |
696 | optimizing for size adjust the ratio to account for the overhead of loading | |
697 | the constant. */ | |
698 | #define SET_RATIO(speed) \ | |
699 | ((speed) ? 15 : AARCH64_CALL_RATIO - 2) | |
700 | ||
701 | /* STORE_BY_PIECES_P can be used when copying a constant string, but | |
702 | in that case each 64-bit chunk takes 5 insns instead of 2 (LDR/STR). | |
703 | For now we always fail this and let the move_by_pieces code copy | |
704 | the string from read-only memory. */ | |
705 | #define STORE_BY_PIECES_P(SIZE, ALIGN) 0 | |
706 | ||
707 | /* Disable auto-increment in move_by_pieces et al. Use of auto-increment is | |
708 | rarely a good idea in straight-line code since it adds an extra address | |
709 | dependency between each instruction. Better to use incrementing offsets. */ | |
710 | #define USE_LOAD_POST_INCREMENT(MODE) 0 | |
711 | #define USE_LOAD_POST_DECREMENT(MODE) 0 | |
712 | #define USE_LOAD_PRE_INCREMENT(MODE) 0 | |
713 | #define USE_LOAD_PRE_DECREMENT(MODE) 0 | |
714 | #define USE_STORE_POST_INCREMENT(MODE) 0 | |
715 | #define USE_STORE_POST_DECREMENT(MODE) 0 | |
716 | #define USE_STORE_PRE_INCREMENT(MODE) 0 | |
717 | #define USE_STORE_PRE_DECREMENT(MODE) 0 | |
718 | ||
719 | /* ?? #define WORD_REGISTER_OPERATIONS */ | |
720 | ||
721 | /* Define if loading from memory in MODE, an integral mode narrower than | |
722 | BITS_PER_WORD will either zero-extend or sign-extend. The value of this | |
723 | macro should be the code that says which one of the two operations is | |
724 | implicitly done, or UNKNOWN if none. */ | |
725 | #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND | |
726 | ||
727 | /* Define this macro to be non-zero if instructions will fail to work | |
728 | if given data not on the nominal alignment. */ | |
729 | #define STRICT_ALIGNMENT TARGET_STRICT_ALIGN | |
730 | ||
731 | /* Define this macro to be non-zero if accessing less than a word of | |
732 | memory is no faster than accessing a word of memory, i.e., if such | |
733 | accesses require more than one instruction or if there is no | |
734 | difference in cost. | |
735 | Although there's no difference in instruction count or cycles, | |
736 | in AArch64 we don't want to expand to a sub-word to a 64-bit access | |
737 | if we don't have to, for power-saving reasons. */ | |
738 | #define SLOW_BYTE_ACCESS 0 | |
739 | ||
740 | #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
741 | ||
742 | #define NO_FUNCTION_CSE 1 | |
743 | ||
17a819cb YZ |
744 | /* Specify the machine mode that the hardware addresses have. |
745 | After generation of rtl, the compiler makes no further distinction | |
746 | between pointers and any other objects of this machine mode. */ | |
43e9d192 | 747 | #define Pmode DImode |
17a819cb YZ |
748 | |
749 | /* A C expression whose value is zero if pointers that need to be extended | |
750 | from being `POINTER_SIZE' bits wide to `Pmode' are sign-extended and | |
751 | greater then zero if they are zero-extended and less then zero if the | |
752 | ptr_extend instruction should be used. */ | |
753 | #define POINTERS_EXTEND_UNSIGNED 1 | |
754 | ||
755 | /* Mode of a function address in a call instruction (for indexing purposes). */ | |
43e9d192 IB |
756 | #define FUNCTION_MODE Pmode |
757 | ||
758 | #define SELECT_CC_MODE(OP, X, Y) aarch64_select_cc_mode (OP, X, Y) | |
759 | ||
f8bf91ab N |
760 | #define REVERSIBLE_CC_MODE(MODE) 1 |
761 | ||
43e9d192 IB |
762 | #define REVERSE_CONDITION(CODE, MODE) \ |
763 | (((MODE) == CCFPmode || (MODE) == CCFPEmode) \ | |
764 | ? reverse_condition_maybe_unordered (CODE) \ | |
765 | : reverse_condition (CODE)) | |
766 | ||
767 | #define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ | |
0fe04f5c | 768 | ((VALUE) = GET_MODE_UNIT_BITSIZE (MODE)) |
43e9d192 IB |
769 | #define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ |
770 | ((VALUE) = ((MODE) == SImode ? 32 : 64), 2) | |
771 | ||
772 | #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LR_REGNUM) | |
773 | ||
774 | #define RETURN_ADDR_RTX aarch64_return_addr | |
775 | ||
28514dda YZ |
776 | /* 3 insns + padding + 2 pointer-sized entries. */ |
777 | #define TRAMPOLINE_SIZE (TARGET_ILP32 ? 24 : 32) | |
43e9d192 IB |
778 | |
779 | /* Trampolines contain dwords, so must be dword aligned. */ | |
780 | #define TRAMPOLINE_ALIGNMENT 64 | |
781 | ||
782 | /* Put trampolines in the text section so that mapping symbols work | |
783 | correctly. */ | |
784 | #define TRAMPOLINE_SECTION text_section | |
43e9d192 IB |
785 | |
786 | /* To start with. */ | |
787 | #define BRANCH_COST(SPEED_P, PREDICTABLE_P) 2 | |
788 | \f | |
789 | ||
790 | /* Assembly output. */ | |
791 | ||
792 | /* For now we'll make all jump tables pc-relative. */ | |
793 | #define CASE_VECTOR_PC_RELATIVE 1 | |
794 | ||
795 | #define CASE_VECTOR_SHORTEN_MODE(min, max, body) \ | |
796 | ((min < -0x1fff0 || max > 0x1fff0) ? SImode \ | |
797 | : (min < -0x1f0 || max > 0x1f0) ? HImode \ | |
798 | : QImode) | |
799 | ||
800 | /* Jump table alignment is explicit in ASM_OUTPUT_CASE_LABEL. */ | |
801 | #define ADDR_VEC_ALIGN(JUMPTABLE) 0 | |
802 | ||
803 | #define PRINT_OPERAND(STREAM, X, CODE) aarch64_print_operand (STREAM, X, CODE) | |
804 | ||
805 | #define PRINT_OPERAND_ADDRESS(STREAM, X) \ | |
806 | aarch64_print_operand_address (STREAM, X) | |
807 | ||
92d649c4 VK |
808 | #define MCOUNT_NAME "_mcount" |
809 | ||
810 | #define NO_PROFILE_COUNTERS 1 | |
811 | ||
812 | /* Emit rtl for profiling. Output assembler code to FILE | |
813 | to call "_mcount" for profiling a function entry. */ | |
3294102b MS |
814 | #define PROFILE_HOOK(LABEL) \ |
815 | { \ | |
816 | rtx fun, lr; \ | |
817 | lr = get_hard_reg_initial_val (Pmode, LR_REGNUM); \ | |
818 | fun = gen_rtx_SYMBOL_REF (Pmode, MCOUNT_NAME); \ | |
819 | emit_library_call (fun, LCT_NORMAL, VOIDmode, 1, lr, Pmode); \ | |
820 | } | |
92d649c4 VK |
821 | |
822 | /* All the work done in PROFILE_HOOK, but still required. */ | |
823 | #define FUNCTION_PROFILER(STREAM, LABELNO) do { } while (0) | |
43e9d192 IB |
824 | |
825 | /* For some reason, the Linux headers think they know how to define | |
826 | these macros. They don't!!! */ | |
827 | #undef ASM_APP_ON | |
828 | #undef ASM_APP_OFF | |
829 | #define ASM_APP_ON "\t" ASM_COMMENT_START " Start of user assembly\n" | |
830 | #define ASM_APP_OFF "\t" ASM_COMMENT_START " End of user assembly\n" | |
831 | ||
43e9d192 IB |
832 | #define CONSTANT_POOL_BEFORE_FUNCTION 0 |
833 | ||
834 | /* This definition should be relocated to aarch64-elf-raw.h. This macro | |
835 | should be undefined in aarch64-linux.h and a clear_cache pattern | |
836 | implmented to emit either the call to __aarch64_sync_cache_range() | |
837 | directly or preferably the appropriate sycall or cache clear | |
838 | instructions inline. */ | |
839 | #define CLEAR_INSN_CACHE(beg, end) \ | |
840 | extern void __aarch64_sync_cache_range (void *, void *); \ | |
841 | __aarch64_sync_cache_range (beg, end) | |
842 | ||
43e9d192 | 843 | #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \ |
69675d50 | 844 | aarch64_cannot_change_mode_class (FROM, TO, CLASS) |
43e9d192 IB |
845 | |
846 | #define SHIFT_COUNT_TRUNCATED !TARGET_SIMD | |
847 | ||
73d9ac6a IB |
848 | /* Choose appropriate mode for caller saves, so we do the minimum |
849 | required size of load/store. */ | |
850 | #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \ | |
851 | aarch64_hard_regno_caller_save_mode ((REGNO), (NREGS), (MODE)) | |
852 | ||
43e9d192 IB |
853 | /* Callee only saves lower 64-bits of a 128-bit register. Tell the |
854 | compiler the callee clobbers the top 64-bits when restoring the | |
855 | bottom 64-bits. */ | |
856 | #define HARD_REGNO_CALL_PART_CLOBBERED(REGNO, MODE) \ | |
857 | (FP_REGNUM_P (REGNO) && GET_MODE_SIZE (MODE) > 8) | |
858 | ||
859 | /* Check TLS Descriptors mechanism is selected. */ | |
860 | #define TARGET_TLS_DESC (aarch64_tls_dialect == TLS_DESCRIPTORS) | |
861 | ||
862 | extern enum aarch64_code_model aarch64_cmodel; | |
863 | ||
864 | /* When using the tiny addressing model conditional and unconditional branches | |
865 | can span the whole of the available address space (1MB). */ | |
866 | #define HAS_LONG_COND_BRANCH \ | |
867 | (aarch64_cmodel == AARCH64_CMODEL_TINY \ | |
868 | || aarch64_cmodel == AARCH64_CMODEL_TINY_PIC) | |
869 | ||
870 | #define HAS_LONG_UNCOND_BRANCH \ | |
871 | (aarch64_cmodel == AARCH64_CMODEL_TINY \ | |
872 | || aarch64_cmodel == AARCH64_CMODEL_TINY_PIC) | |
873 | ||
874 | /* Modes valid for AdvSIMD Q registers. */ | |
875 | #define AARCH64_VALID_SIMD_QREG_MODE(MODE) \ | |
876 | ((MODE) == V4SImode || (MODE) == V8HImode || (MODE) == V16QImode \ | |
877 | || (MODE) == V4SFmode || (MODE) == V2DImode || mode == V2DFmode) | |
878 | ||
e58bf20a TB |
879 | #define ENDIAN_LANE_N(mode, n) \ |
880 | (BYTES_BIG_ENDIAN ? GET_MODE_NUNITS (mode) - 1 - n : n) | |
881 | ||
682287fb | 882 | #define BIG_LITTLE_SPEC \ |
1c05df59 | 883 | " %{mcpu=*:-mcpu=%:rewrite_mcpu(%{mcpu=*:%*})}" |
682287fb JG |
884 | |
885 | extern const char *aarch64_rewrite_mcpu (int argc, const char **argv); | |
886 | #define BIG_LITTLE_CPU_SPEC_FUNCTIONS \ | |
887 | { "rewrite_mcpu", aarch64_rewrite_mcpu }, | |
888 | ||
889 | #define ASM_CPU_SPEC \ | |
890 | BIG_LITTLE_SPEC | |
891 | ||
892 | #define EXTRA_SPEC_FUNCTIONS BIG_LITTLE_CPU_SPEC_FUNCTIONS | |
893 | ||
894 | #define EXTRA_SPECS \ | |
895 | { "asm_cpu_spec", ASM_CPU_SPEC } | |
896 | ||
43e9d192 | 897 | #endif /* GCC_AARCH64_H */ |