]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/arm/arm-protos.h
Update copyright years.
[thirdparty/gcc.git] / gcc / config / arm / arm-protos.h
CommitLineData
eb3921e8 1/* Prototypes for exported functions defined in arm.c and pe.c
a5544970 2 Copyright (C) 1999-2019 Free Software Foundation, Inc.
eb3921e8
NC
3 Contributed by Richard Earnshaw (rearnsha@arm.com)
4 Minor hacks by Nick Clifton (nickc@cygnus.com)
5
4f448245 6 This file is part of GCC.
eb3921e8 7
4f448245
NC
8 GCC is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
2f83c7d6 10 the Free Software Foundation; either version 3, or (at your option)
4f448245 11 any later version.
eb3921e8 12
4f448245
NC
13 GCC is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
eb3921e8 17
4f448245 18 You should have received a copy of the GNU General Public License
2f83c7d6
NC
19 along with GCC; see the file COPYING3. If not see
20 <http://www.gnu.org/licenses/>. */
eb3921e8 21
8b97c5f8
ZW
22#ifndef GCC_ARM_PROTOS_H
23#define GCC_ARM_PROTOS_H
24
851966d6 25#include "sbitmap.h"
70e73d3c 26
677f3fa8 27extern enum unwind_info_type arm_except_unwind_info (struct gcc_options *);
a72d4945 28extern int use_return_insn (int, rtx);
24d5b097 29extern bool use_simple_return_p (void);
bbbbb16a 30extern enum reg_class arm_regno_class (int);
89d75572 31extern void arm_load_pic_register (unsigned long, rtx);
e32bac5b 32extern int arm_volatile_func (void);
e32bac5b 33extern void arm_expand_prologue (void);
d461c88a 34extern void arm_expand_epilogue (bool);
258619bb 35extern void arm_declare_function_name (FILE *, const char *, tree);
9ad1f699 36extern void arm_asm_declare_function_name (FILE *, const char *, tree);
24d5b097 37extern void thumb2_expand_return (bool);
e32bac5b
RE
38extern const char *arm_strip_name_encoding (const char *);
39extern void arm_asm_output_labelref (FILE *, const char *);
5b3e6663 40extern void thumb2_asm_output_opcode (FILE *);
e32bac5b 41extern unsigned long arm_current_func_type (void);
b3f8d95d
MM
42extern HOST_WIDE_INT arm_compute_initial_elimination_offset (unsigned int,
43 unsigned int);
5848830f
PB
44extern HOST_WIDE_INT thumb_compute_initial_elimination_offset (unsigned int,
45 unsigned int);
2fa330b2 46extern unsigned int arm_dbx_register_number (unsigned int);
617a1b71 47extern void arm_output_fn_unwind (FILE *, bool);
33857df2
JG
48
49extern rtx arm_expand_builtin (tree exp, rtx target, rtx subtarget
b8506a8a 50 ATTRIBUTE_UNUSED, machine_mode mode
33857df2
JG
51 ATTRIBUTE_UNUSED, int ignore ATTRIBUTE_UNUSED);
52extern tree arm_builtin_decl (unsigned code, bool initialize_p
53 ATTRIBUTE_UNUSED);
54extern void arm_init_builtins (void);
55extern void arm_atomic_assign_expand_fenv (tree *hold, tree *clear, tree *update);
93c590ee
MC
56extern rtx arm_simd_vect_par_cnst_half (machine_mode mode, bool high);
57extern bool arm_simd_check_vect_par_cnst_half_p (rtx op, machine_mode mode,
58 bool high);
ebdb6f23
RE
59extern void arm_emit_speculation_barrier_function (void);
60
eb3921e8 61#ifdef RTX_CODE
c8cd4696
MC
62extern void arm_gen_unlikely_cbranch (enum rtx_code, machine_mode cc_mode,
63 rtx label_ref);
ef4bddc2
RS
64extern bool arm_vector_mode_supported_p (machine_mode);
65extern bool arm_small_register_classes_for_mode_p (machine_mode);
e32bac5b 66extern int const_ok_for_arm (HOST_WIDE_INT);
c2b640a7 67extern int const_ok_for_op (HOST_WIDE_INT, enum rtx_code);
44cd6810 68extern int const_ok_for_dimode_op (HOST_WIDE_INT, enum rtx_code);
ef4bddc2 69extern int arm_split_constant (RTX_CODE, machine_mode, rtx,
a406f566 70 HOST_WIDE_INT, rtx, rtx, int);
e32bac5b 71extern int legitimate_pic_operand_p (rtx);
89d75572 72extern rtx legitimize_pic_address (rtx, machine_mode, rtx, rtx, bool);
d3585b76 73extern rtx legitimize_tls_address (rtx, rtx);
ef4bddc2
RS
74extern bool arm_legitimate_address_p (machine_mode, rtx, bool);
75extern int arm_legitimate_address_outer_p (machine_mode, rtx, RTX_CODE, int);
76extern int thumb_legitimate_offset_p (machine_mode, HOST_WIDE_INT);
ef4bddc2
RS
77extern int thumb1_legitimate_address_p (machine_mode, rtx, int);
78extern bool ldm_stm_operation_p (rtx, bool, machine_mode mode,
fb40241d 79 bool, bool);
9b66ebb1 80extern int arm_const_double_rtx (rtx);
f1adb0a9 81extern int vfp3_const_double_rtx (rtx);
ef4bddc2
RS
82extern int neon_immediate_valid_for_move (rtx, machine_mode, rtx *, int *);
83extern int neon_immediate_valid_for_logic (rtx, machine_mode, int, rtx *,
88f77cba 84 int *);
ef4bddc2 85extern int neon_immediate_valid_for_shift (rtx, machine_mode, rtx *,
31a0c825 86 int *, bool);
88f77cba 87extern char *neon_output_logic_immediate (const char *, rtx *,
ef4bddc2 88 machine_mode, int, int);
31a0c825 89extern char *neon_output_shift_immediate (const char *, char, rtx *,
ef4bddc2
RS
90 machine_mode, int, bool);
91extern void neon_pairwise_reduce (rtx, rtx, machine_mode,
88f77cba 92 rtx (*) (rtx, rtx, rtx));
814a4c3b 93extern rtx neon_make_constant (rtx);
10766209 94extern tree arm_builtin_vectorized_function (unsigned int, tree, tree);
88f77cba 95extern void neon_expand_vector_init (rtx, rtx);
eaa80f64 96extern void neon_lane_bounds (rtx, HOST_WIDE_INT, HOST_WIDE_INT, const_tree);
d57daa0c 97extern void arm_const_bounds (rtx, HOST_WIDE_INT, HOST_WIDE_INT);
ef4bddc2 98extern HOST_WIDE_INT neon_element_bits (machine_mode);
ef4bddc2 99extern void neon_emit_pair_result_insn (machine_mode,
88f77cba
JB
100 rtx (*) (rtx, rtx, rtx, rtx),
101 rtx, rtx, rtx);
102extern void neon_disambiguate_copy (rtx *, rtx *, rtx *, unsigned int);
b440f324 103extern void neon_split_vcombine (rtx op[3]);
ef4bddc2 104extern enum reg_class coproc_secondary_reload_class (machine_mode, rtx,
fe2d934b 105 bool);
d3585b76 106extern bool arm_tls_referenced_p (rtx);
d5b7b3ae 107
fdd695fd 108extern int arm_coproc_mem_operand (rtx, bool);
33255ae3 109extern int neon_vector_mem_operand (rtx, int, bool);
88f77cba 110extern int neon_struct_mem_operand (rtx);
e32bac5b 111
d3585b76 112extern int tls_mentioned_p (rtx);
e32bac5b
RE
113extern int symbol_mentioned_p (rtx);
114extern int label_mentioned_p (rtx);
115extern RTX_CODE minmax_code (rtx);
5d216c70 116extern bool arm_sat_operator_match (rtx, rtx, int *, bool *);
e32bac5b 117extern int adjacent_mem_locations (rtx, rtx);
37119410
BS
118extern bool gen_ldm_seq (rtx *, int, bool);
119extern bool gen_stm_seq (rtx *, int);
120extern bool gen_const_stm_seq (rtx *, int);
121extern rtx arm_gen_load_multiple (int *, int, rtx, int, rtx, HOST_WIDE_INT *);
122extern rtx arm_gen_store_multiple (int *, int, rtx, int, rtx, HOST_WIDE_INT *);
56289ed2
SD
123extern bool offset_ok_for_ldrd_strd (HOST_WIDE_INT);
124extern bool operands_ok_ldrd_strd (rtx, rtx, rtx, HOST_WIDE_INT, bool, bool);
4542a38a 125extern bool gen_operands_ldrd_strd (rtx *, bool, bool, bool);
70128ad9 126extern int arm_gen_movmemqi (rtx *);
798d3d04 127extern bool gen_movmem_ldrd_strd (rtx *);
ef4bddc2
RS
128extern machine_mode arm_select_cc_mode (RTX_CODE, rtx, rtx);
129extern machine_mode arm_select_dominance_cc_mode (rtx, rtx,
e32bac5b 130 HOST_WIDE_INT);
18f0fe6b 131extern rtx arm_gen_compare_reg (RTX_CODE, rtx, rtx, rtx);
e32bac5b
RE
132extern rtx arm_gen_return_addr_mask (void);
133extern void arm_reload_in_hi (rtx *);
134extern void arm_reload_out_hi (rtx *);
02231c13 135extern int arm_max_const_double_inline_cost (void);
2075b05d 136extern int arm_const_double_inline_cost (rtx);
b4a58f80 137extern bool arm_const_double_by_parts (rtx);
73160ba9 138extern bool arm_const_double_by_immediates (rtx);
7a32d6c4 139extern void arm_emit_call_insn (rtx, rtx, bool);
c92e08e3 140bool detect_cmse_nonsecure_call (tree);
e32bac5b 141extern const char *output_call (rtx *);
571191af 142void arm_emit_movpair (rtx, rtx);
e32bac5b 143extern const char *output_mov_long_double_arm_from_arm (rtx *);
3598da80 144extern const char *output_move_double (rtx *, bool, int *count);
88f77cba 145extern const char *output_move_quad (rtx *);
3598da80 146extern int arm_count_output_move_double_insns (rtx *);
5b3e6663 147extern const char *output_move_vfp (rtx *operands);
88f77cba 148extern const char *output_move_neon (rtx *operands);
647d790d
DM
149extern int arm_attr_length_move_neon (rtx_insn *);
150extern int arm_address_offset_is_imm (rtx_insn *);
e32bac5b
RE
151extern const char *output_add_immediate (rtx *);
152extern const char *arithmetic_instr (rtx, int);
153extern void output_ascii_pseudo_op (FILE *, const unsigned char *, int);
f79b86a4 154extern const char *output_return_instruction (rtx, bool, bool, bool);
4fb94ef9 155extern const char *output_probe_stack_range (rtx, rtx);
e32bac5b 156extern void arm_poke_function_name (FILE *, const char *);
81e3f921 157extern void arm_final_prescan_insn (rtx_insn *);
e32bac5b 158extern int arm_debugger_arg_offset (int, rtx);
25a65198 159extern bool arm_is_long_call_p (tree);
5a9335ef 160extern int arm_emit_vector_const (FILE *, rtx);
0fd8c3ad 161extern void arm_emit_fp16_const (rtx c);
5a9335ef 162extern const char * arm_output_load_gr (rtx *);
b27832ed 163extern const char *vfp_output_vstmd (rtx *);
3aee1982 164extern void arm_output_multireg_pop (rtx *, bool, rtx, bool, bool);
c9ca9b88 165extern void arm_set_return_address (rtx, rtx);
6555b6bd 166extern int arm_eliminable_register (rtx);
5b3e6663 167extern const char *arm_output_shift(rtx *, int);
8fd03515
XQ
168extern const char *arm_output_iwmmxt_shift_immediate (const char *, rtx *, bool);
169extern const char *arm_output_iwmmxt_tinsr (rtx *);
029e79eb 170extern unsigned int arm_sync_loop_insns (rtx , rtx *);
0c27e2d8 171extern int arm_attr_length_push_multi(rtx, rtx);
5775d58c 172extern int arm_attr_length_pop_multi(rtx *, bool, bool);
18f0fe6b
RH
173extern void arm_expand_compare_and_swap (rtx op[]);
174extern void arm_split_compare_and_swap (rtx op[]);
175extern void arm_split_atomic_op (enum rtx_code, rtx, rtx, rtx, rtx, rtx, rtx);
f959607b 176extern rtx arm_load_tp (rtx);
d57daa0c 177extern bool arm_coproc_builtin_available (enum unspecv);
3811581f 178extern bool arm_coproc_ldc_stc_legitimate_address (rtx);
d5b7b3ae
RE
179
180#if defined TREE_CODE
e32bac5b 181extern void arm_init_cumulative_args (CUMULATIVE_ARGS *, tree, rtx, tree);
ef4bddc2 182extern bool arm_pad_reg_upward (machine_mode, tree, int);
d5b7b3ae 183#endif
9f7bf991 184extern int arm_apply_result_size (void);
d5b7b3ae 185
eb3921e8
NC
186#endif /* RTX_CODE */
187
d5b7b3ae 188/* Thumb functions. */
e32bac5b 189extern void arm_init_expanders (void);
90911ab6 190extern const char *thumb1_unexpanded_epilogue (void);
5b3e6663
PB
191extern void thumb1_expand_prologue (void);
192extern void thumb1_expand_epilogue (void);
d018b46e 193extern const char *thumb1_output_interwork (void);
e32bac5b 194extern int thumb_shiftable_const (unsigned HOST_WIDE_INT);
cd2b33d0 195#ifdef RTX_CODE
723d95fe 196extern enum arm_cond_code maybe_get_arm_condition_code (rtx);
81e3f921
DM
197extern void thumb1_final_prescan_insn (rtx_insn *);
198extern void thumb2_final_prescan_insn (rtx_insn *);
e32bac5b
RE
199extern const char *thumb_load_double_from_address (rtx *);
200extern const char *thumb_output_move_mem_multiple (int, rtx *);
b12a00f1 201extern const char *thumb_call_via_reg (rtx);
70128ad9 202extern void thumb_expand_movmemqi (rtx *);
e32bac5b
RE
203extern rtx arm_return_addr (int, rtx);
204extern void thumb_reload_out_hi (rtx *);
c9ca9b88 205extern void thumb_set_return_address (rtx, rtx);
907dd0c7
RE
206extern const char *thumb1_output_casesi (rtx *);
207extern const char *thumb2_output_casesi (rtx *);
d5b7b3ae
RE
208#endif
209
210/* Defined in pe.c. */
e32bac5b
RE
211extern int arm_dllexport_name_p (const char *);
212extern int arm_dllimport_name_p (const char *);
d5b7b3ae
RE
213
214#ifdef TREE_CODE
e32bac5b
RE
215extern void arm_pe_unique_section (tree, int);
216extern void arm_pe_encode_section_info (tree, rtx, int);
217extern int arm_dllexport_p (tree);
218extern int arm_dllimport_p (tree);
219extern void arm_mark_dllexport (tree);
220extern void arm_mark_dllimport (tree);
d5524d52 221extern bool arm_change_mode_p (tree);
d5b7b3ae 222#endif
8b97c5f8 223
c84f825c
CB
224extern tree arm_valid_target_attribute_tree (tree, struct gcc_options *,
225 struct gcc_options *);
851966d6 226extern void arm_configure_build_target (struct arm_build_target *,
a53613c4 227 struct cl_target_option *,
851966d6 228 struct gcc_options *, bool);
008a11cc
TC
229extern void arm_option_reconfigure_globals (void);
230extern void arm_options_perform_arch_sanity_checks (void);
e32bac5b
RE
231extern void arm_pr_long_calls (struct cpp_reader *);
232extern void arm_pr_no_long_calls (struct cpp_reader *);
233extern void arm_pr_long_calls_off (struct cpp_reader *);
8b97c5f8 234
3101faab 235extern const char *arm_mangle_type (const_tree);
6276b630 236extern const char *arm_mangle_builtin_type (const_tree);
608063c3 237
795dc4fc
PB
238extern void arm_order_regs_for_local_alloc (void);
239
b24a2ce5
GY
240extern int arm_max_conditional_execute ();
241
2597da22
CL
242/* Vectorizer cost model implementation. */
243struct cpu_vec_costs {
244 const int scalar_stmt_cost; /* Cost of any scalar operation, excluding
245 load and store. */
246 const int scalar_load_cost; /* Cost of scalar load. */
247 const int scalar_store_cost; /* Cost of scalar store. */
248 const int vec_stmt_cost; /* Cost of any vector operation, excluding
249 load, store, vector-to-scalar and
250 scalar-to-vector operation. */
251 const int vec_to_scalar_cost; /* Cost of vect-to-scalar operation. */
252 const int scalar_to_vec_cost; /* Cost of scalar-to-vector operation. */
253 const int vec_align_load_cost; /* Cost of aligned vector load. */
254 const int vec_unalign_load_cost; /* Cost of unaligned vector load. */
255 const int vec_unalign_store_cost; /* Cost of unaligned vector load. */
256 const int vec_store_cost; /* Cost of vector store. */
257 const int cond_taken_branch_cost; /* Cost of taken branch for vectorizer
258 cost model. */
259 const int cond_not_taken_branch_cost;/* Cost of not taken branch for
260 vectorizer cost model. */
261};
262
1b78f575
RE
263#ifdef RTX_CODE
264/* This needs to be here because we need RTX_CODE and similar. */
265
5bea0c6c
KT
266struct cpu_cost_table;
267
612ea540
CB
268/* Addressing mode operations. Used to index tables in struct
269 addr_mode_cost_table. */
270enum arm_addr_mode_op
271{
272 AMO_DEFAULT,
273 AMO_NO_WB, /* Offset with no writeback. */
274 AMO_WB, /* Offset with writeback. */
275 AMO_MAX /* For array size. */
276};
277
278/* Table of additional costs in units of COSTS_N_INSNS() when using
279 addressing modes for each access type. */
280struct addr_mode_cost_table
281{
282 const int integer[AMO_MAX];
283 const int fp[AMO_MAX];
284 const int vector[AMO_MAX];
285};
286
2301ca74
BC
287/* Dump function ARM_PRINT_TUNE_INFO should be updated whenever this
288 structure is modified. */
289
1b78f575
RE
290struct tune_params
291{
5bea0c6c 292 const struct cpu_cost_table *insn_extra_cost;
612ea540 293 const struct addr_mode_cost_table *addr_mode_costs;
b505225b 294 bool (*sched_adjust_cost) (rtx_insn *, int, rtx_insn *, int *);
52c266ba
RE
295 int (*branch_cost) (bool, bool);
296 /* Vectorizer costs. */
297 const struct cpu_vec_costs* vec_costs;
1b78f575 298 int constant_limit;
b24a2ce5 299 /* Maximum number of instructions to conditionalise. */
16868d84 300 int max_insns_skipped;
52c266ba
RE
301 /* Maximum number of instructions to inline calls to memset. */
302 int max_insns_inline_memset;
303 /* Issue rate of the processor. */
304 unsigned int issue_rate;
305 /* Explicit prefetch data. */
306 struct
307 {
308 int num_slots;
309 int l1_cache_size;
310 int l1_cache_line_size;
311 } prefetch;
312 enum {PREF_CONST_POOL_FALSE, PREF_CONST_POOL_TRUE}
313 prefer_constant_pool: 1;
ab3dfff7 314 /* Prefer STRD/LDRD instructions over PUSH/POP/LDM/STM. */
52c266ba 315 enum {PREF_LDRD_FALSE, PREF_LDRD_TRUE} prefer_ldrd_strd: 1;
a51fb17f
BC
316 /* The preference for non short cirtcuit operation when optimizing for
317 performance. The first element covers Thumb state and the second one
318 is for ARM state. */
ffa7068e
JG
319 enum log_op_non_short_circuit {LOG_OP_NON_SHORT_CIRCUIT_FALSE,
320 LOG_OP_NON_SHORT_CIRCUIT_TRUE};
321 log_op_non_short_circuit logical_op_non_short_circuit_thumb: 1;
322 log_op_non_short_circuit logical_op_non_short_circuit_arm: 1;
46fbb3eb 323 /* Prefer 32-bit encoding instead of flag-setting 16-bit encoding. */
52c266ba
RE
324 enum {DISPARAGE_FLAGS_NEITHER, DISPARAGE_FLAGS_PARTIAL, DISPARAGE_FLAGS_ALL}
325 disparage_flag_setting_t16_encodings: 2;
326 enum {PREF_NEON_64_FALSE, PREF_NEON_64_TRUE} prefer_neon_for_64bits: 1;
ad421159 327 /* Prefer to inline string operations like memset by using Neon. */
52c266ba
RE
328 enum {PREF_NEON_STRINGOPS_FALSE, PREF_NEON_STRINGOPS_TRUE}
329 string_ops_prefer_neon: 1;
fe0b29c7 330 /* Bitfield encoding the fusible pairs of instructions. Use FUSE_OPS
52c266ba
RE
331 in an initializer if multiple fusion operations are supported on a
332 target. */
333 enum fuse_ops
334 {
335 FUSE_NOTHING = 0,
066c14c9
WD
336 FUSE_MOVW_MOVT = 1 << 0,
337 FUSE_AES_AESMC = 1 << 1
338 } fusible_ops: 2;
340c7904 339 /* Depth of scheduling queue to check for L2 autoprefetcher. */
52c266ba
RE
340 enum {SCHED_AUTOPREF_OFF, SCHED_AUTOPREF_RANK, SCHED_AUTOPREF_FULL}
341 sched_autopref: 2;
1b78f575
RE
342};
343
52c266ba
RE
344/* Smash multiple fusion operations into a type that can be used for an
345 initializer. */
346#define FUSE_OPS(x) ((tune_params::fuse_ops) (x))
347
1b78f575 348extern const struct tune_params *current_tune;
7f3d8f56 349extern int vfp3_const_double_for_fract_bits (rtx);
c75d51aa
RL
350/* return power of two from operand, otherwise 0. */
351extern int vfp3_const_double_for_bits (rtx);
99aea943
AS
352
353extern void arm_emit_coreregs_64bit_shift (enum rtx_code, rtx, rtx, rtx, rtx,
354 rtx);
39fa4aec 355extern bool arm_fusion_enabled_p (tune_params::fuse_ops);
6ce43645 356extern bool arm_valid_symbolic_address_p (rtx);
95ffee1f 357extern bool arm_validize_comparison (rtx *, rtx *, rtx *);
1b78f575
RE
358#endif /* RTX_CODE */
359
ad421159 360extern bool arm_gen_setmem (rtx *);
b440f324 361extern void arm_expand_vec_perm (rtx target, rtx op0, rtx op1, rtx sel);
b440f324 362
ef4bddc2 363extern bool arm_autoinc_modes_ok_p (machine_mode, enum arm_auto_incmodes);
8875e939 364
34dd397b
SB
365extern void arm_emit_eabi_attribute (const char *, int, int);
366
d5524d52 367extern void arm_reset_previous_fndecl (void);
eeb085f3 368extern void save_restore_target_globals (tree);
d5524d52 369
b848e289
JG
370/* Defined in gcc/common/config/arm-common.c. */
371extern const char *arm_rewrite_selected_cpu (const char *name);
372
7049e4eb
CB
373/* Defined in gcc/common/config/arm-c.c. */
374extern void arm_lang_object_attributes_init (void);
c84f825c 375extern void arm_register_target_pragmas (void);
7049e4eb
CB
376extern void arm_cpu_cpp_builtins (struct cpp_reader *);
377
b4c522fa
IB
378/* Defined in arm-d.c */
379extern void arm_d_target_versions (void);
380
aed773a2
CB
381extern bool arm_is_constant_pool_ref (rtx);
382
a27d8d80
JG
383/* The bits in this mask specify which instruction scheduling options should
384 be used. */
643a5717 385extern unsigned int tune_flags;
a27d8d80 386
a27d8d80
JG
387/* Nonzero if this chip supports the ARM Architecture 4 extensions. */
388extern int arm_arch4;
389
390/* Nonzero if this chip supports the ARM Architecture 4t extensions. */
391extern int arm_arch4t;
392
c3f808d3
KT
393/* Nonzero if this chip supports the ARM Architecture 5t extensions. */
394extern int arm_arch5t;
a27d8d80 395
c3f808d3
KT
396/* Nonzero if this chip supports the ARM Architecture 5te extensions. */
397extern int arm_arch5te;
a27d8d80
JG
398
399/* Nonzero if this chip supports the ARM Architecture 6 extensions. */
400extern int arm_arch6;
401
402/* Nonzero if this chip supports the ARM 6K extensions. */
403extern int arm_arch6k;
404
39c12541
MW
405/* Nonzero if this chip supports the ARM 6KZ extensions. */
406extern int arm_arch6kz;
407
a27d8d80
JG
408/* Nonzero if instructions present in ARMv6-M can be used. */
409extern int arm_arch6m;
410
411/* Nonzero if this chip supports the ARM 7 extensions. */
412extern int arm_arch7;
413
bf634d1c
TP
414/* Nonzero if this chip supports the Large Physical Address Extension. */
415extern int arm_arch_lpae;
6c466c7c 416
a27d8d80
JG
417/* Nonzero if instructions not present in the 'M' profile can be used. */
418extern int arm_arch_notm;
419
420/* Nonzero if instructions present in ARMv7E-M can be used. */
421extern int arm_arch7em;
422
423/* Nonzero if instructions present in ARMv8 can be used. */
424extern int arm_arch8;
425
426/* Nonzero if this chip can benefit from load scheduling. */
427extern int arm_ld_sched;
428
429/* Nonzero if this chip is a StrongARM. */
430extern int arm_tune_strongarm;
431
432/* Nonzero if this chip supports Intel Wireless MMX technology. */
433extern int arm_arch_iwmmxt;
434
435/* Nonzero if this chip supports Intel Wireless MMX2 technology. */
436extern int arm_arch_iwmmxt2;
437
438/* Nonzero if this chip is an XScale. */
439extern int arm_arch_xscale;
440
441/* Nonzero if tuning for XScale */
442extern int arm_tune_xscale;
443
444/* Nonzero if we want to tune for stores that access the write-buffer.
445 This typically means an ARM6 or ARM7 with MMU or MPU. */
446extern int arm_tune_wbuf;
447
448/* Nonzero if tuning for Cortex-A9. */
449extern int arm_tune_cortex_a9;
450
a27d8d80
JG
451/* Nonzero if we should define __THUMB_INTERWORK__ in the
452 preprocessor.
453 XXX This is a bit of a hack, it's intended to help work around
454 problems in GLD which doesn't understand that armv5t code is
455 interworking clean. */
456extern int arm_cpp_interwork;
457
52545641
TP
458/* Nonzero if chip supports Thumb 1. */
459extern int arm_arch_thumb1;
460
a27d8d80
JG
461/* Nonzero if chip supports Thumb 2. */
462extern int arm_arch_thumb2;
463
464/* Nonzero if chip supports integer division instruction. */
465extern int arm_arch_arm_hwdiv;
466extern int arm_arch_thumb_hwdiv;
467
afe006ad
TG
468/* Nonzero if chip disallows volatile memory access in IT block. */
469extern int arm_arch_no_volatile_ce;
470
a27d8d80
JG
471/* Nonzero if we should use Neon to handle 64-bits operations rather
472 than core registers. */
473extern int prefer_neon_for_64bits;
474
8341f8c4
RE
475/* Structure defining the current overall architectural target and tuning. */
476struct arm_build_target
477{
478 /* Name of the target CPU, if known, or NULL if the target CPU was not
479 specified by the user (and inferred from the -march option). */
480 const char *core_name;
481 /* Name of the target ARCH. NULL if there is a selected CPU. */
482 const char *arch_name;
483 /* Preprocessor substring (never NULL). */
484 const char *arch_pp_name;
8341f8c4
RE
485 /* The base architecture value. */
486 enum base_architecture base_arch;
8afb5358
RE
487 /* The profile letter for the architecture, upper case by convention. */
488 char profile;
8341f8c4
RE
489 /* Bitmap encapsulating the isa_bits for the target environment. */
490 sbitmap isa;
491 /* Flags used for tuning. Long term, these move into tune_params. */
492 unsigned int tune_flags;
493 /* Tables with more detailed tuning information. */
494 const struct tune_params *tune;
495 /* CPU identifier for the tuning target. */
496 enum processor_type tune_core;
497};
498
499extern struct arm_build_target arm_active_target;
a27d8d80 500
d4f680c6
RE
501/* Table entry for a CPU alias. */
502struct cpu_alias
503{
504 /* The alias name. */
505 const char *const name;
506 /* True if the name should be displayed in help text listing cpu names. */
507 bool visible;
508};
509
510/* Table entry for an architectural feature extension. */
050809ed
RE
511struct cpu_arch_extension
512{
357e1023 513 /* Feature name. */
050809ed 514 const char *const name;
357e1023 515 /* True if the option is negative (removes extensions). */
050809ed 516 bool remove;
357e1023
RE
517 /* True if the option is an alias for another option with identical effect;
518 the option will be ignored for canonicalization. */
519 bool alias;
520 /* The modifier bits. */
050809ed
RE
521 const enum isa_feature isa_bits[isa_num_bits];
522};
523
d4f680c6 524/* Common elements of both CPU and architectural options. */
050809ed
RE
525struct cpu_arch_option
526{
527 /* Name for this option. */
528 const char *name;
529 /* List of feature extensions permitted. */
530 const struct cpu_arch_extension *extensions;
531 /* Standard feature bits. */
532 enum isa_feature isa_bits[isa_num_bits];
533};
534
d4f680c6 535/* Table entry for an architecture entry. */
050809ed
RE
536struct arch_option
537{
538 /* Common option fields. */
539 cpu_arch_option common;
540 /* Short string for this architecture. */
541 const char *arch;
542 /* Base architecture, from which this specific architecture is derived. */
543 enum base_architecture base_arch;
8afb5358
RE
544 /* The profile letter for the architecture, upper case by convention. */
545 const char profile;
050809ed
RE
546 /* Default tune target (in the absence of any more specific data). */
547 enum processor_type tune_id;
548};
549
d4f680c6 550/* Table entry for a CPU entry. */
050809ed
RE
551struct cpu_option
552{
553 /* Common option fields. */
554 cpu_arch_option common;
d4f680c6
RE
555 /* List of aliases for this CPU. */
556 const struct cpu_alias *aliases;
050809ed
RE
557 /* Architecture upon which this CPU is based. */
558 enum arch_type arch;
559};
a27d8d80 560
435d1272
RE
561extern const arch_option all_architectures[];
562extern const cpu_option all_cores[];
563
564const cpu_option *arm_parse_cpu_option_name (const cpu_option *, const char *,
a4017ff7 565 const char *, bool = true);
435d1272 566const arch_option *arm_parse_arch_option_name (const arch_option *,
a4017ff7 567 const char *, const char *, bool = true);
435d1272
RE
568void arm_parse_option_features (sbitmap, const cpu_arch_option *,
569 const char *);
570
571void arm_initialize_isa (sbitmap, const enum isa_feature *);
572
88657302 573#endif /* ! GCC_ARM_PROTOS_H */