]>
Commit | Line | Data |
---|---|---|
f5a1b0d2 | 1 | /* Definitions of target machine for GNU compiler, for ARM. |
5624e564 | 2 | Copyright (C) 1991-2015 Free Software Foundation, Inc. |
35d965d5 | 3 | Contributed by Pieter `Tiggr' Schoenmakers (rcpieter@win.tue.nl) |
8b109b37 | 4 | and Martin Simmons (@harleqn.co.uk). |
949d79eb | 5 | More major hacks by Richard Earnshaw (rearnsha@arm.com) |
6cfc7210 NC |
6 | Minor hacks by Nick Clifton (nickc@cygnus.com) |
7 | ||
4f448245 | 8 | This file is part of GCC. |
35d965d5 | 9 | |
4f448245 NC |
10 | GCC is free software; you can redistribute it and/or modify it |
11 | under the terms of the GNU General Public License as published | |
2f83c7d6 | 12 | by the Free Software Foundation; either version 3, or (at your |
4f448245 | 13 | option) any later version. |
35d965d5 | 14 | |
4f448245 NC |
15 | GCC is distributed in the hope that it will be useful, but WITHOUT |
16 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
17 | or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public | |
18 | License for more details. | |
35d965d5 | 19 | |
999db125 GJL |
20 | Under Section 7 of GPL version 3, you are granted additional |
21 | permissions described in the GCC Runtime Library Exception, version | |
22 | 3.1, as published by the Free Software Foundation. | |
23 | ||
c7eca9fe GJL |
24 | You should have received a copy of the GNU General Public License and |
25 | a copy of the GCC Runtime Library Exception along with this program; | |
26 | see the files COPYING3 and COPYING.RUNTIME respectively. If not, see | |
2f83c7d6 | 27 | <http://www.gnu.org/licenses/>. */ |
35d965d5 | 28 | |
88657302 RH |
29 | #ifndef GCC_ARM_H |
30 | #define GCC_ARM_H | |
b355a481 | 31 | |
ef4bddc2 | 32 | /* We can't use machine_mode inside a generator file because it |
46107b99 RE |
33 | hasn't been created yet; we shouldn't be using any code that |
34 | needs the real definition though, so this ought to be safe. */ | |
35 | #ifdef GENERATOR_FILE | |
36 | #define MACHMODE int | |
37 | #else | |
38 | #include "insn-modes.h" | |
2c0122c9 | 39 | #define MACHMODE machine_mode |
46107b99 RE |
40 | #endif |
41 | ||
9403b7f7 RS |
42 | #include "config/vxworks-dummy.h" |
43 | ||
35fd3193 | 44 | /* The architecture define. */ |
78011587 PB |
45 | extern char arm_arch_name[]; |
46 | ||
e6471be6 NB |
47 | /* Target CPU builtins. */ |
48 | #define TARGET_CPU_CPP_BUILTINS() \ | |
49 | do \ | |
50 | { \ | |
c884924f JG |
51 | if (TARGET_DSP_MULTIPLY) \ |
52 | builtin_define ("__ARM_FEATURE_DSP"); \ | |
9e94a7fc MGD |
53 | if (TARGET_ARM_QBIT) \ |
54 | builtin_define ("__ARM_FEATURE_QBIT"); \ | |
55 | if (TARGET_ARM_SAT) \ | |
56 | builtin_define ("__ARM_FEATURE_SAT"); \ | |
021b5e6b KT |
57 | if (TARGET_CRYPTO) \ |
58 | builtin_define ("__ARM_FEATURE_CRYPTO"); \ | |
5d248b41 JG |
59 | if (unaligned_access) \ |
60 | builtin_define ("__ARM_FEATURE_UNALIGNED"); \ | |
582e2e43 KT |
61 | if (TARGET_CRC32) \ |
62 | builtin_define ("__ARM_FEATURE_CRC32"); \ | |
63 | if (TARGET_32BIT) \ | |
64 | builtin_define ("__ARM_32BIT_STATE"); \ | |
9e94a7fc MGD |
65 | if (TARGET_ARM_FEATURE_LDREX) \ |
66 | builtin_define_with_int_value ( \ | |
67 | "__ARM_FEATURE_LDREX", TARGET_ARM_FEATURE_LDREX); \ | |
68 | if ((TARGET_ARM_ARCH >= 5 && !TARGET_THUMB) \ | |
69 | || TARGET_ARM_ARCH_ISA_THUMB >=2) \ | |
70 | builtin_define ("__ARM_FEATURE_CLZ"); \ | |
71 | if (TARGET_INT_SIMD) \ | |
72 | builtin_define ("__ARM_FEATURE_SIMD32"); \ | |
73 | \ | |
74 | builtin_define_with_int_value ( \ | |
75 | "__ARM_SIZEOF_MINIMAL_ENUM", \ | |
76 | flag_short_enums ? 1 : 4); \ | |
e19707f5 RR |
77 | builtin_define_type_sizeof ("__ARM_SIZEOF_WCHAR_T", \ |
78 | wchar_type_node); \ | |
9e94a7fc MGD |
79 | if (TARGET_ARM_ARCH_PROFILE) \ |
80 | builtin_define_with_int_value ( \ | |
81 | "__ARM_ARCH_PROFILE", TARGET_ARM_ARCH_PROFILE); \ | |
82 | \ | |
9b66ebb1 PB |
83 | /* Define __arm__ even when in thumb mode, for \ |
84 | consistency with armcc. */ \ | |
85 | builtin_define ("__arm__"); \ | |
9e94a7fc MGD |
86 | if (TARGET_ARM_ARCH) \ |
87 | builtin_define_with_int_value ( \ | |
88 | "__ARM_ARCH", TARGET_ARM_ARCH); \ | |
89 | if (arm_arch_notm) \ | |
90 | builtin_define ("__ARM_ARCH_ISA_ARM"); \ | |
61f0ccff | 91 | builtin_define ("__APCS_32__"); \ |
9b66ebb1 | 92 | if (TARGET_THUMB) \ |
e6471be6 | 93 | builtin_define ("__thumb__"); \ |
5b3e6663 PB |
94 | if (TARGET_THUMB2) \ |
95 | builtin_define ("__thumb2__"); \ | |
9e94a7fc MGD |
96 | if (TARGET_ARM_ARCH_ISA_THUMB) \ |
97 | builtin_define_with_int_value ( \ | |
98 | "__ARM_ARCH_ISA_THUMB", \ | |
99 | TARGET_ARM_ARCH_ISA_THUMB); \ | |
e6471be6 NB |
100 | \ |
101 | if (TARGET_BIG_END) \ | |
102 | { \ | |
103 | builtin_define ("__ARMEB__"); \ | |
9e94a7fc | 104 | builtin_define ("__ARM_BIG_ENDIAN"); \ |
e6471be6 NB |
105 | if (TARGET_THUMB) \ |
106 | builtin_define ("__THUMBEB__"); \ | |
e6471be6 NB |
107 | } \ |
108 | else \ | |
109 | { \ | |
110 | builtin_define ("__ARMEL__"); \ | |
111 | if (TARGET_THUMB) \ | |
112 | builtin_define ("__THUMBEL__"); \ | |
113 | } \ | |
114 | \ | |
e6471be6 NB |
115 | if (TARGET_SOFT_FLOAT) \ |
116 | builtin_define ("__SOFTFP__"); \ | |
117 | \ | |
9b66ebb1 | 118 | if (TARGET_VFP) \ |
b5b620a4 JT |
119 | builtin_define ("__VFP_FP__"); \ |
120 | \ | |
9e94a7fc MGD |
121 | if (TARGET_ARM_FP) \ |
122 | builtin_define_with_int_value ( \ | |
123 | "__ARM_FP", TARGET_ARM_FP); \ | |
124 | if (arm_fp16_format == ARM_FP16_FORMAT_IEEE) \ | |
125 | builtin_define ("__ARM_FP16_FORMAT_IEEE"); \ | |
126 | if (arm_fp16_format == ARM_FP16_FORMAT_ALTERNATIVE) \ | |
127 | builtin_define ("__ARM_FP16_FORMAT_ALTERNATIVE"); \ | |
128 | if (TARGET_FMA) \ | |
129 | builtin_define ("__ARM_FEATURE_FMA"); \ | |
130 | \ | |
88f77cba | 131 | if (TARGET_NEON) \ |
9e94a7fc MGD |
132 | { \ |
133 | builtin_define ("__ARM_NEON__"); \ | |
134 | builtin_define ("__ARM_NEON"); \ | |
135 | } \ | |
136 | if (TARGET_NEON_FP) \ | |
137 | builtin_define_with_int_value ( \ | |
138 | "__ARM_NEON_FP", TARGET_NEON_FP); \ | |
88f77cba | 139 | \ |
e6471be6 NB |
140 | /* Add a define for interworking. \ |
141 | Needed when building libgcc.a. */ \ | |
2ad4dcf9 | 142 | if (arm_cpp_interwork) \ |
e6471be6 NB |
143 | builtin_define ("__THUMB_INTERWORK__"); \ |
144 | \ | |
145 | builtin_assert ("cpu=arm"); \ | |
146 | builtin_assert ("machine=arm"); \ | |
78011587 PB |
147 | \ |
148 | builtin_define (arm_arch_name); \ | |
78011587 PB |
149 | if (arm_arch_xscale) \ |
150 | builtin_define ("__XSCALE__"); \ | |
151 | if (arm_arch_iwmmxt) \ | |
9e94a7fc MGD |
152 | { \ |
153 | builtin_define ("__IWMMXT__"); \ | |
154 | builtin_define ("__ARM_WMMX"); \ | |
155 | } \ | |
8fd03515 XQ |
156 | if (arm_arch_iwmmxt2) \ |
157 | builtin_define ("__IWMMXT2__"); \ | |
4adf3e34 | 158 | if (TARGET_AAPCS_BASED) \ |
12ffc7d5 CLT |
159 | { \ |
160 | if (arm_pcs_default == ARM_PCS_AAPCS_VFP) \ | |
161 | builtin_define ("__ARM_PCS_VFP"); \ | |
162 | else if (arm_pcs_default == ARM_PCS_AAPCS) \ | |
163 | builtin_define ("__ARM_PCS"); \ | |
164 | builtin_define ("__ARM_EABI__"); \ | |
165 | } \ | |
572070ef | 166 | if (TARGET_IDIV) \ |
34f30f0f RL |
167 | { \ |
168 | builtin_define ("__ARM_ARCH_EXT_IDIV__"); \ | |
5d1f6325 | 169 | builtin_define ("__ARM_FEATURE_IDIV"); \ |
8584f1c4 | 170 | } \ |
decfc6e1 TG |
171 | if (inline_asm_unified) \ |
172 | builtin_define ("__ARM_ASM_SYNTAX_UNIFIED__");\ | |
e6471be6 NB |
173 | } while (0) |
174 | ||
ad7be009 | 175 | #include "config/arm/arm-opts.h" |
9b66ebb1 | 176 | |
78011587 PB |
177 | enum target_cpus |
178 | { | |
c0e25e65 JG |
179 | #define ARM_CORE(NAME, INTERNAL_IDENT, IDENT, ARCH, FLAGS, COSTS) \ |
180 | TARGET_CPU_##INTERNAL_IDENT, | |
78011587 PB |
181 | #include "arm-cores.def" |
182 | #undef ARM_CORE | |
183 | TARGET_CPU_generic | |
184 | }; | |
185 | ||
9b66ebb1 PB |
186 | /* The processor for which instructions should be scheduled. */ |
187 | extern enum processor_type arm_tune; | |
188 | ||
d5b7b3ae | 189 | typedef enum arm_cond_code |
89c7ca52 RE |
190 | { |
191 | ARM_EQ = 0, ARM_NE, ARM_CS, ARM_CC, ARM_MI, ARM_PL, ARM_VS, ARM_VC, | |
192 | ARM_HI, ARM_LS, ARM_GE, ARM_LT, ARM_GT, ARM_LE, ARM_AL, ARM_NV | |
d5b7b3ae RE |
193 | } |
194 | arm_cc; | |
6cfc7210 | 195 | |
d5b7b3ae | 196 | extern arm_cc arm_current_cc; |
ff9940b0 | 197 | |
d5b7b3ae | 198 | #define ARM_INVERSE_CONDITION_CODE(X) ((arm_cc) (((int)X) ^ 1)) |
89c7ca52 | 199 | |
cd794ed4 | 200 | /* The maximum number of instructions that is beneficial to |
b24a2ce5 GY |
201 | conditionally execute. */ |
202 | #undef MAX_CONDITIONAL_EXECUTE | |
203 | #define MAX_CONDITIONAL_EXECUTE arm_max_conditional_execute () | |
204 | ||
6cfc7210 NC |
205 | extern int arm_target_label; |
206 | extern int arm_ccfsm_state; | |
e2500fed | 207 | extern GTY(()) rtx arm_target_insn; |
d5b7b3ae | 208 | /* The label of the current constant pool. */ |
e2500fed | 209 | extern rtx pool_vector_label; |
d5b7b3ae | 210 | /* Set to 1 when a return insn is output, this means that the epilogue |
d6b4baa4 | 211 | is not needed. */ |
d5b7b3ae | 212 | extern int return_used_this_function; |
b76c3c4b PB |
213 | /* Callback to output language specific object attributes. */ |
214 | extern void (*arm_lang_output_object_attributes_hook)(void); | |
35d965d5 | 215 | \f |
d6b4baa4 | 216 | /* Just in case configure has failed to define anything. */ |
7a801826 RE |
217 | #ifndef TARGET_CPU_DEFAULT |
218 | #define TARGET_CPU_DEFAULT TARGET_CPU_generic | |
219 | #endif | |
220 | ||
7a801826 | 221 | |
5742588d | 222 | #undef CPP_SPEC |
78011587 | 223 | #define CPP_SPEC "%(subtarget_cpp_spec) \ |
5e1b4d5a JM |
224 | %{mfloat-abi=soft:%{mfloat-abi=hard: \ |
225 | %e-mfloat-abi=soft and -mfloat-abi=hard may not be used together}} \ | |
e6471be6 NB |
226 | %{mbig-endian:%{mlittle-endian: \ |
227 | %e-mbig-endian and -mlittle-endian may not be used together}}" | |
7a801826 | 228 | |
be393ecf | 229 | #ifndef CC1_SPEC |
dfa08768 | 230 | #define CC1_SPEC "" |
be393ecf | 231 | #endif |
7a801826 RE |
232 | |
233 | /* This macro defines names of additional specifications to put in the specs | |
234 | that can be used in various specifications like CC1_SPEC. Its definition | |
235 | is an initializer with a subgrouping for each command option. | |
236 | ||
237 | Each subgrouping contains a string constant, that defines the | |
4f448245 | 238 | specification name, and a string constant that used by the GCC driver |
7a801826 RE |
239 | program. |
240 | ||
241 | Do not define this macro if it does not need to do anything. */ | |
242 | #define EXTRA_SPECS \ | |
38fc909b | 243 | { "subtarget_cpp_spec", SUBTARGET_CPP_SPEC }, \ |
54e73f88 | 244 | { "asm_cpu_spec", ASM_CPU_SPEC }, \ |
7a801826 RE |
245 | SUBTARGET_EXTRA_SPECS |
246 | ||
914a3b8c | 247 | #ifndef SUBTARGET_EXTRA_SPECS |
7a801826 | 248 | #define SUBTARGET_EXTRA_SPECS |
914a3b8c DM |
249 | #endif |
250 | ||
6cfc7210 | 251 | #ifndef SUBTARGET_CPP_SPEC |
38fc909b | 252 | #define SUBTARGET_CPP_SPEC "" |
6cfc7210 | 253 | #endif |
35d965d5 | 254 | \f |
1a7ae4ce CB |
255 | /* Tree Target Specification. */ |
256 | #define TREE_TARGET_THUMB(opts) (TARGET_THUMB_P (opts->x_target_flags)) | |
257 | #define TREE_TARGET_ARM(opts) (!TARGET_THUMB_P (opts->x_target_flags)) | |
258 | #define TREE_TARGET_THUMB1(opts) (TARGET_THUMB_P (opts->x_target_flags) \ | |
259 | && !arm_arch_thumb2) | |
260 | #define TREE_TARGET_THUMB2(opts) (TARGET_THUMB_P (opts->x_target_flags) \ | |
261 | && arm_arch_thumb2) | |
35d965d5 | 262 | /* Run-time Target Specification. */ |
9b66ebb1 | 263 | #define TARGET_SOFT_FLOAT (arm_float_abi == ARM_FLOAT_ABI_SOFT) |
72cdc543 PB |
264 | /* Use hardware floating point instructions. */ |
265 | #define TARGET_HARD_FLOAT (arm_float_abi != ARM_FLOAT_ABI_SOFT) | |
266 | /* Use hardware floating point calling convention. */ | |
267 | #define TARGET_HARD_FLOAT_ABI (arm_float_abi == ARM_FLOAT_ABI_HARD) | |
d79f3032 | 268 | #define TARGET_VFP (arm_fpu_desc->model == ARM_FP_MODEL_VFP) |
5a9335ef | 269 | #define TARGET_IWMMXT (arm_arch_iwmmxt) |
8fd03515 | 270 | #define TARGET_IWMMXT2 (arm_arch_iwmmxt2) |
5b3e6663 | 271 | #define TARGET_REALLY_IWMMXT (TARGET_IWMMXT && TARGET_32BIT) |
8fd03515 | 272 | #define TARGET_REALLY_IWMMXT2 (TARGET_IWMMXT2 && TARGET_32BIT) |
5b3e6663 | 273 | #define TARGET_IWMMXT_ABI (TARGET_32BIT && arm_abi == ARM_ABI_IWMMXT) |
d5b7b3ae RE |
274 | #define TARGET_ARM (! TARGET_THUMB) |
275 | #define TARGET_EITHER 1 /* (TARGET_ARM | TARGET_THUMB) */ | |
c54c7322 RS |
276 | #define TARGET_BACKTRACE (leaf_function_p () \ |
277 | ? TARGET_TPCS_LEAF_FRAME \ | |
278 | : TARGET_TPCS_FRAME) | |
b6685939 PB |
279 | #define TARGET_AAPCS_BASED \ |
280 | (arm_abi != ARM_ABI_APCS && arm_abi != ARM_ABI_ATPCS) | |
3ada8e17 | 281 | |
d3585b76 DJ |
282 | #define TARGET_HARD_TP (target_thread_pointer == TP_CP15) |
283 | #define TARGET_SOFT_TP (target_thread_pointer == TP_SOFT) | |
ccdc2164 | 284 | #define TARGET_GNU2_TLS (target_tls_dialect == TLS_GNU2) |
d3585b76 | 285 | |
5b3e6663 PB |
286 | /* Only 16-bit thumb code. */ |
287 | #define TARGET_THUMB1 (TARGET_THUMB && !arm_arch_thumb2) | |
288 | /* Arm or Thumb-2 32-bit code. */ | |
289 | #define TARGET_32BIT (TARGET_ARM || arm_arch_thumb2) | |
290 | /* 32-bit Thumb-2 code. */ | |
291 | #define TARGET_THUMB2 (TARGET_THUMB && arm_arch_thumb2) | |
bf98ec6c PB |
292 | /* Thumb-1 only. */ |
293 | #define TARGET_THUMB1_ONLY (TARGET_THUMB1 && !arm_arch_notm) | |
5b3e6663 | 294 | |
3383b7fa GY |
295 | #define TARGET_LDRD (arm_arch5e && ARM_DOUBLEWORD_ALIGN \ |
296 | && !TARGET_THUMB1) | |
297 | ||
582e2e43 KT |
298 | #define TARGET_CRC32 (arm_arch_crc) |
299 | ||
88f77cba | 300 | /* The following two macros concern the ability to execute coprocessor |
302c3d8e PB |
301 | instructions for VFPv3 or NEON. TARGET_VFP3/TARGET_VFPD32 are currently |
302 | only ever tested when we know we are generating for VFP hardware; we need | |
303 | to be more careful with TARGET_NEON as noted below. */ | |
88f77cba | 304 | |
302c3d8e | 305 | /* FPU is has the full VFPv3/NEON register file of 32 D registers. */ |
d79f3032 | 306 | #define TARGET_VFPD32 (TARGET_VFP && arm_fpu_desc->regs == VFP_REG_D32) |
302c3d8e PB |
307 | |
308 | /* FPU supports VFPv3 instructions. */ | |
d79f3032 | 309 | #define TARGET_VFP3 (TARGET_VFP && arm_fpu_desc->rev >= 3) |
302c3d8e | 310 | |
2f6403f1 TG |
311 | /* FPU supports FPv5 instructions. */ |
312 | #define TARGET_VFP5 (TARGET_VFP && arm_fpu_desc->rev >= 5) | |
313 | ||
e0dc3601 PB |
314 | /* FPU only supports VFP single-precision instructions. */ |
315 | #define TARGET_VFP_SINGLE (TARGET_VFP && arm_fpu_desc->regs == VFP_REG_SINGLE) | |
316 | ||
317 | /* FPU supports VFP double-precision instructions. */ | |
318 | #define TARGET_VFP_DOUBLE (TARGET_VFP && arm_fpu_desc->regs != VFP_REG_SINGLE) | |
319 | ||
320 | /* FPU supports half-precision floating-point with NEON element load/store. */ | |
d79f3032 PB |
321 | #define TARGET_NEON_FP16 \ |
322 | (TARGET_VFP && arm_fpu_desc->neon && arm_fpu_desc->fp16) | |
0fd8c3ad | 323 | |
e0dc3601 PB |
324 | /* FPU supports VFP half-precision floating-point. */ |
325 | #define TARGET_FP16 (TARGET_VFP && arm_fpu_desc->fp16) | |
326 | ||
9e94a7fc MGD |
327 | /* FPU supports fused-multiply-add operations. */ |
328 | #define TARGET_FMA (TARGET_VFP && arm_fpu_desc->rev >= 4) | |
329 | ||
1dd4fe1f KT |
330 | /* FPU is ARMv8 compatible. */ |
331 | #define TARGET_FPU_ARMV8 (TARGET_VFP && arm_fpu_desc->rev >= 8) | |
332 | ||
595fefee MGD |
333 | /* FPU supports Crypto extensions. */ |
334 | #define TARGET_CRYPTO (TARGET_VFP && arm_fpu_desc->crypto) | |
335 | ||
88f77cba JB |
336 | /* FPU supports Neon instructions. The setting of this macro gets |
337 | revealed via __ARM_NEON__ so we add extra guards upon TARGET_32BIT | |
338 | and TARGET_HARD_FLOAT to ensure that NEON instructions are | |
339 | available. */ | |
340 | #define TARGET_NEON (TARGET_32BIT && TARGET_HARD_FLOAT \ | |
d79f3032 | 341 | && TARGET_VFP && arm_fpu_desc->neon) |
f1adb0a9 | 342 | |
9e94a7fc MGD |
343 | /* Q-bit is present. */ |
344 | #define TARGET_ARM_QBIT \ | |
345 | (TARGET_32BIT && arm_arch5e && (arm_arch_notm || arm_arch7)) | |
346 | /* Saturation operation, e.g. SSAT. */ | |
347 | #define TARGET_ARM_SAT \ | |
348 | (TARGET_32BIT && arm_arch6 && (arm_arch_notm || arm_arch7)) | |
5b3e6663 PB |
349 | /* "DSP" multiply instructions, eg. SMULxy. */ |
350 | #define TARGET_DSP_MULTIPLY \ | |
60bd3528 | 351 | (TARGET_32BIT && arm_arch5e && (arm_arch_notm || arm_arch7em)) |
5b3e6663 PB |
352 | /* Integer SIMD instructions, and extend-accumulate instructions. */ |
353 | #define TARGET_INT_SIMD \ | |
60bd3528 | 354 | (TARGET_32BIT && arm_arch6 && (arm_arch_notm || arm_arch7em)) |
5b3e6663 | 355 | |
571191af | 356 | /* Should MOVW/MOVT be used in preference to a constant pool. */ |
7ec70105 | 357 | #define TARGET_USE_MOVT \ |
02231c13 TG |
358 | (arm_arch_thumb2 \ |
359 | && (arm_disable_literal_pool \ | |
360 | || (!optimize_size && !current_tune->prefer_constant_pool))) | |
571191af | 361 | |
5b3e6663 | 362 | /* We could use unified syntax for arm mode, but for now we just use it |
decfc6e1 TG |
363 | for thumb mode. */ |
364 | #define TARGET_UNIFIED_ASM (TARGET_THUMB) | |
5b3e6663 | 365 | |
029e79eb | 366 | /* Nonzero if this chip provides the DMB instruction. */ |
9e2a6301 | 367 | #define TARGET_HAVE_DMB (arm_arch6m || arm_arch7) |
029e79eb MS |
368 | |
369 | /* Nonzero if this chip implements a memory barrier via CP15. */ | |
80651d8e DAG |
370 | #define TARGET_HAVE_DMB_MCR (arm_arch6 && ! TARGET_HAVE_DMB \ |
371 | && ! TARGET_THUMB1) | |
029e79eb MS |
372 | |
373 | /* Nonzero if this chip implements a memory barrier instruction. */ | |
374 | #define TARGET_HAVE_MEMORY_BARRIER (TARGET_HAVE_DMB || TARGET_HAVE_DMB_MCR) | |
375 | ||
376 | /* Nonzero if this chip supports ldrex and strex */ | |
377 | #define TARGET_HAVE_LDREX ((arm_arch6 && TARGET_ARM) || arm_arch7) | |
378 | ||
cfe52743 DAG |
379 | /* Nonzero if this chip supports ldrex{bh} and strex{bh}. */ |
380 | #define TARGET_HAVE_LDREXBH ((arm_arch6k && TARGET_ARM) || arm_arch7) | |
381 | ||
382 | /* Nonzero if this chip supports ldrexd and strexd. */ | |
383 | #define TARGET_HAVE_LDREXD (((arm_arch6k && TARGET_ARM) || arm_arch7) \ | |
384 | && arm_arch_notm) | |
5b3e6663 | 385 | |
5ad29f12 KT |
386 | /* Nonzero if this chip supports load-acquire and store-release. */ |
387 | #define TARGET_HAVE_LDACQ (TARGET_ARM_ARCH >= 8) | |
388 | ||
572070ef PB |
389 | /* Nonzero if integer division instructions supported. */ |
390 | #define TARGET_IDIV ((TARGET_ARM && arm_arch_arm_hwdiv) \ | |
391 | || (TARGET_THUMB2 && arm_arch_thumb_hwdiv)) | |
392 | ||
afe006ad TG |
393 | /* Nonzero if disallow volatile memory access in IT block. */ |
394 | #define TARGET_NO_VOLATILE_CE (arm_arch_no_volatile_ce) | |
395 | ||
65074f54 CL |
396 | /* Should NEON be used for 64-bits bitops. */ |
397 | #define TARGET_PREFER_NEON_64BITS (prefer_neon_for_64bits) | |
398 | ||
26c66656 KV |
399 | /* Should constant I be slplit for OP. */ |
400 | #define DONT_EARLY_SPLIT_CONSTANT(i, op) \ | |
401 | ((optimize >= 2) \ | |
402 | && can_create_pseudo_p () \ | |
403 | && !const_ok_for_op (i, op)) | |
404 | ||
b3f8d95d MM |
405 | /* True iff the full BPABI is being used. If TARGET_BPABI is true, |
406 | then TARGET_AAPCS_BASED must be true -- but the converse does not | |
407 | hold. TARGET_BPABI implies the use of the BPABI runtime library, | |
408 | etc., in addition to just the AAPCS calling conventions. */ | |
409 | #ifndef TARGET_BPABI | |
410 | #define TARGET_BPABI false | |
f676971a | 411 | #endif |
b3f8d95d | 412 | |
7816bea0 DJ |
413 | /* Support for a compile-time default CPU, et cetera. The rules are: |
414 | --with-arch is ignored if -march or -mcpu are specified. | |
415 | --with-cpu is ignored if -march or -mcpu are specified, and is overridden | |
416 | by --with-arch. | |
417 | --with-tune is ignored if -mtune or -mcpu are specified (but not affected | |
418 | by -march). | |
5e1b4d5a | 419 | --with-float is ignored if -mfloat-abi is specified. |
5848830f | 420 | --with-fpu is ignored if -mfpu is specified. |
ccdc2164 NS |
421 | --with-abi is ignored if -mabi is specified. |
422 | --with-tls is ignored if -mtls-dialect is specified. */ | |
7816bea0 DJ |
423 | #define OPTION_DEFAULT_SPECS \ |
424 | {"arch", "%{!march=*:%{!mcpu=*:-march=%(VALUE)}}" }, \ | |
425 | {"cpu", "%{!march=*:%{!mcpu=*:-mcpu=%(VALUE)}}" }, \ | |
426 | {"tune", "%{!mcpu=*:%{!mtune=*:-mtune=%(VALUE)}}" }, \ | |
5e1b4d5a | 427 | {"float", "%{!mfloat-abi=*:-mfloat-abi=%(VALUE)}" }, \ |
5848830f | 428 | {"fpu", "%{!mfpu=*:-mfpu=%(VALUE)}"}, \ |
3cf94279 | 429 | {"abi", "%{!mabi=*:-mabi=%(VALUE)}"}, \ |
ccdc2164 | 430 | {"mode", "%{!marm:%{!mthumb:-m%(VALUE)}}"}, \ |
7cf13d1f | 431 | {"tls", "%{!mtls-dialect=*:-mtls-dialect=%(VALUE)}"}, |
7816bea0 | 432 | |
9b66ebb1 PB |
433 | /* Which floating point model to use. */ |
434 | enum arm_fp_model | |
435 | { | |
436 | ARM_FP_MODEL_UNKNOWN, | |
9b66ebb1 PB |
437 | /* VFP floating point model. */ |
438 | ARM_FP_MODEL_VFP | |
439 | }; | |
440 | ||
d79f3032 | 441 | enum vfp_reg_type |
24f0c1b4 | 442 | { |
70dd156a | 443 | VFP_NONE = 0, |
d79f3032 PB |
444 | VFP_REG_D16, |
445 | VFP_REG_D32, | |
446 | VFP_REG_SINGLE | |
24f0c1b4 RE |
447 | }; |
448 | ||
d79f3032 PB |
449 | extern const struct arm_fpu_desc |
450 | { | |
451 | const char *name; | |
452 | enum arm_fp_model model; | |
453 | int rev; | |
454 | enum vfp_reg_type regs; | |
455 | int neon; | |
456 | int fp16; | |
595fefee | 457 | int crypto; |
d79f3032 PB |
458 | } *arm_fpu_desc; |
459 | ||
460 | /* Which floating point hardware to schedule for. */ | |
461 | extern int arm_fpu_attr; | |
71791e16 | 462 | |
3d8532aa PB |
463 | #ifndef TARGET_DEFAULT_FLOAT_ABI |
464 | #define TARGET_DEFAULT_FLOAT_ABI ARM_FLOAT_ABI_SOFT | |
465 | #endif | |
466 | ||
5848830f PB |
467 | #ifndef ARM_DEFAULT_ABI |
468 | #define ARM_DEFAULT_ABI ARM_ABI_APCS | |
469 | #endif | |
470 | ||
9e94a7fc MGD |
471 | /* Map each of the micro-architecture variants to their corresponding |
472 | major architecture revision. */ | |
473 | ||
474 | enum base_architecture | |
475 | { | |
476 | BASE_ARCH_0 = 0, | |
477 | BASE_ARCH_2 = 2, | |
478 | BASE_ARCH_3 = 3, | |
479 | BASE_ARCH_3M = 3, | |
480 | BASE_ARCH_4 = 4, | |
481 | BASE_ARCH_4T = 4, | |
482 | BASE_ARCH_5 = 5, | |
483 | BASE_ARCH_5E = 5, | |
484 | BASE_ARCH_5T = 5, | |
485 | BASE_ARCH_5TE = 5, | |
486 | BASE_ARCH_5TEJ = 5, | |
487 | BASE_ARCH_6 = 6, | |
488 | BASE_ARCH_6J = 6, | |
489 | BASE_ARCH_6ZK = 6, | |
490 | BASE_ARCH_6K = 6, | |
491 | BASE_ARCH_6T2 = 6, | |
492 | BASE_ARCH_6M = 6, | |
493 | BASE_ARCH_6Z = 6, | |
494 | BASE_ARCH_7 = 7, | |
495 | BASE_ARCH_7A = 7, | |
496 | BASE_ARCH_7R = 7, | |
497 | BASE_ARCH_7M = 7, | |
595fefee MGD |
498 | BASE_ARCH_7EM = 7, |
499 | BASE_ARCH_8A = 8 | |
9e94a7fc MGD |
500 | }; |
501 | ||
502 | /* The major revision number of the ARM Architecture implemented by the target. */ | |
503 | extern enum base_architecture arm_base_arch; | |
504 | ||
9b66ebb1 PB |
505 | /* Nonzero if this chip supports the ARM Architecture 3M extensions. */ |
506 | extern int arm_arch3m; | |
11c1a207 | 507 | |
9b66ebb1 | 508 | /* Nonzero if this chip supports the ARM Architecture 4 extensions. */ |
11c1a207 RE |
509 | extern int arm_arch4; |
510 | ||
68d560d4 RE |
511 | /* Nonzero if this chip supports the ARM Architecture 4T extensions. */ |
512 | extern int arm_arch4t; | |
513 | ||
9b66ebb1 | 514 | /* Nonzero if this chip supports the ARM Architecture 5 extensions. */ |
62b10bbc NC |
515 | extern int arm_arch5; |
516 | ||
9b66ebb1 | 517 | /* Nonzero if this chip supports the ARM Architecture 5E extensions. */ |
b15bca31 RE |
518 | extern int arm_arch5e; |
519 | ||
9b66ebb1 PB |
520 | /* Nonzero if this chip supports the ARM Architecture 6 extensions. */ |
521 | extern int arm_arch6; | |
522 | ||
029e79eb MS |
523 | /* Nonzero if this chip supports the ARM Architecture 6k extensions. */ |
524 | extern int arm_arch6k; | |
525 | ||
9e2a6301 TG |
526 | /* Nonzero if instructions present in ARMv6-M can be used. */ |
527 | extern int arm_arch6m; | |
528 | ||
029e79eb MS |
529 | /* Nonzero if this chip supports the ARM Architecture 7 extensions. */ |
530 | extern int arm_arch7; | |
531 | ||
5b3e6663 PB |
532 | /* Nonzero if instructions not present in the 'M' profile can be used. */ |
533 | extern int arm_arch_notm; | |
534 | ||
60bd3528 PB |
535 | /* Nonzero if instructions present in ARMv7E-M can be used. */ |
536 | extern int arm_arch7em; | |
537 | ||
595fefee MGD |
538 | /* Nonzero if this chip supports the ARM Architecture 8 extensions. */ |
539 | extern int arm_arch8; | |
540 | ||
f5a1b0d2 NC |
541 | /* Nonzero if this chip can benefit from load scheduling. */ |
542 | extern int arm_ld_sched; | |
543 | ||
544 | /* Nonzero if this chip is a StrongARM. */ | |
abac3b49 | 545 | extern int arm_tune_strongarm; |
f5a1b0d2 | 546 | |
5a9335ef NC |
547 | /* Nonzero if this chip supports Intel XScale with Wireless MMX technology. */ |
548 | extern int arm_arch_iwmmxt; | |
549 | ||
8fd03515 XQ |
550 | /* Nonzero if this chip supports Intel Wireless MMX2 technology. */ |
551 | extern int arm_arch_iwmmxt2; | |
552 | ||
d19fb8e3 | 553 | /* Nonzero if this chip is an XScale. */ |
4b3c2e48 PB |
554 | extern int arm_arch_xscale; |
555 | ||
abac3b49 | 556 | /* Nonzero if tuning for XScale. */ |
4b3c2e48 | 557 | extern int arm_tune_xscale; |
d19fb8e3 | 558 | |
abac3b49 RE |
559 | /* Nonzero if tuning for stores via the write buffer. */ |
560 | extern int arm_tune_wbuf; | |
f5a1b0d2 | 561 | |
7612f14d PB |
562 | /* Nonzero if tuning for Cortex-A9. */ |
563 | extern int arm_tune_cortex_a9; | |
564 | ||
2ad4dcf9 | 565 | /* Nonzero if we should define __THUMB_INTERWORK__ in the |
f676971a | 566 | preprocessor. |
2ad4dcf9 RE |
567 | XXX This is a bit of a hack, it's intended to help work around |
568 | problems in GLD which doesn't understand that armv5t code is | |
569 | interworking clean. */ | |
570 | extern int arm_cpp_interwork; | |
571 | ||
5b3e6663 PB |
572 | /* Nonzero if chip supports Thumb 2. */ |
573 | extern int arm_arch_thumb2; | |
574 | ||
572070ef PB |
575 | /* Nonzero if chip supports integer division instruction in ARM mode. */ |
576 | extern int arm_arch_arm_hwdiv; | |
577 | ||
578 | /* Nonzero if chip supports integer division instruction in Thumb mode. */ | |
579 | extern int arm_arch_thumb_hwdiv; | |
5b3e6663 | 580 | |
afe006ad TG |
581 | /* Nonzero if chip disallows volatile memory access in IT block. */ |
582 | extern int arm_arch_no_volatile_ce; | |
583 | ||
65074f54 CL |
584 | /* Nonzero if we should use Neon to handle 64-bits operations rather |
585 | than core registers. */ | |
586 | extern int prefer_neon_for_64bits; | |
587 | ||
02231c13 TG |
588 | /* Nonzero if we shouldn't use literal pools. */ |
589 | #ifndef USED_FOR_TARGET | |
590 | extern bool arm_disable_literal_pool; | |
591 | #endif | |
592 | ||
582e2e43 KT |
593 | /* Nonzero if chip supports the ARMv8 CRC instructions. */ |
594 | extern int arm_arch_crc; | |
595 | ||
2ce9c1b9 | 596 | #ifndef TARGET_DEFAULT |
c54c7322 | 597 | #define TARGET_DEFAULT (MASK_APCS_FRAME) |
2ce9c1b9 | 598 | #endif |
35d965d5 | 599 | |
86efdc8e PB |
600 | /* Nonzero if PIC code requires explicit qualifiers to generate |
601 | PLT and GOT relocs rather than the assembler doing so implicitly. | |
ed0e6530 PB |
602 | Subtargets can override these if required. */ |
603 | #ifndef NEED_GOT_RELOC | |
604 | #define NEED_GOT_RELOC 0 | |
605 | #endif | |
606 | #ifndef NEED_PLT_RELOC | |
607 | #define NEED_PLT_RELOC 0 | |
e2723c62 | 608 | #endif |
84306176 | 609 | |
32d6e6c0 JY |
610 | #ifndef TARGET_DEFAULT_PIC_DATA_IS_TEXT_RELATIVE |
611 | #define TARGET_DEFAULT_PIC_DATA_IS_TEXT_RELATIVE 1 | |
612 | #endif | |
613 | ||
84306176 PB |
614 | /* Nonzero if we need to refer to the GOT with a PC-relative |
615 | offset. In other words, generate | |
616 | ||
f676971a | 617 | .word _GLOBAL_OFFSET_TABLE_ - [. - (.Lxx + 8)] |
84306176 PB |
618 | |
619 | rather than | |
620 | ||
621 | .word _GLOBAL_OFFSET_TABLE_ - (.Lxx + 8) | |
622 | ||
f676971a | 623 | The default is true, which matches NetBSD. Subtargets can |
84306176 PB |
624 | override this if required. */ |
625 | #ifndef GOT_PCREL | |
626 | #define GOT_PCREL 1 | |
627 | #endif | |
35d965d5 RS |
628 | \f |
629 | /* Target machine storage Layout. */ | |
630 | ||
ff9940b0 RE |
631 | |
632 | /* Define this macro if it is advisable to hold scalars in registers | |
633 | in a wider mode than that declared by the program. In such cases, | |
634 | the value is constrained to be within the bounds of the declared | |
635 | type, but kept valid in the wider mode. The signedness of the | |
636 | extension may differ from that of the type. */ | |
637 | ||
638 | /* It is far faster to zero extend chars than to sign extend them */ | |
639 | ||
6cfc7210 | 640 | #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \ |
2ce9c1b9 RE |
641 | if (GET_MODE_CLASS (MODE) == MODE_INT \ |
642 | && GET_MODE_SIZE (MODE) < 4) \ | |
643 | { \ | |
644 | if (MODE == QImode) \ | |
645 | UNSIGNEDP = 1; \ | |
646 | else if (MODE == HImode) \ | |
61f0ccff | 647 | UNSIGNEDP = 1; \ |
2ce9c1b9 | 648 | (MODE) = SImode; \ |
ff9940b0 RE |
649 | } |
650 | ||
35d965d5 RS |
651 | /* Define this if most significant bit is lowest numbered |
652 | in instructions that operate on numbered bit-fields. */ | |
653 | #define BITS_BIG_ENDIAN 0 | |
654 | ||
f676971a | 655 | /* Define this if most significant byte of a word is the lowest numbered. |
3ada8e17 DE |
656 | Most ARM processors are run in little endian mode, so that is the default. |
657 | If you want to have it run-time selectable, change the definition in a | |
658 | cover file to be TARGET_BIG_ENDIAN. */ | |
11c1a207 | 659 | #define BYTES_BIG_ENDIAN (TARGET_BIG_END != 0) |
35d965d5 RS |
660 | |
661 | /* Define this if most significant word of a multiword number is the lowest | |
8adb5dc7 KT |
662 | numbered. */ |
663 | #define WORDS_BIG_ENDIAN (BYTES_BIG_ENDIAN) | |
ddee6aba | 664 | |
35d965d5 RS |
665 | #define UNITS_PER_WORD 4 |
666 | ||
5848830f | 667 | /* True if natural alignment is used for doubleword types. */ |
b6685939 PB |
668 | #define ARM_DOUBLEWORD_ALIGN TARGET_AAPCS_BASED |
669 | ||
5848830f | 670 | #define DOUBLEWORD_ALIGNMENT 64 |
35d965d5 | 671 | |
5848830f | 672 | #define PARM_BOUNDARY 32 |
5a9335ef | 673 | |
5848830f | 674 | #define STACK_BOUNDARY (ARM_DOUBLEWORD_ALIGN ? DOUBLEWORD_ALIGNMENT : 32) |
35d965d5 | 675 | |
5848830f PB |
676 | #define PREFERRED_STACK_BOUNDARY \ |
677 | (arm_abi == ARM_ABI_ATPCS ? 64 : STACK_BOUNDARY) | |
0977774b | 678 | |
f711a87a | 679 | #define FUNCTION_BOUNDARY ((TARGET_THUMB && optimize_size) ? 16 : 32) |
35d965d5 | 680 | |
92928d71 AO |
681 | /* The lowest bit is used to indicate Thumb-mode functions, so the |
682 | vbit must go into the delta field of pointers to member | |
683 | functions. */ | |
684 | #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta | |
685 | ||
35d965d5 RS |
686 | #define EMPTY_FIELD_BOUNDARY 32 |
687 | ||
5848830f | 688 | #define BIGGEST_ALIGNMENT (ARM_DOUBLEWORD_ALIGN ? DOUBLEWORD_ALIGNMENT : 32) |
5a9335ef | 689 | |
f276d31d BE |
690 | #define MALLOC_ABI_ALIGNMENT BIGGEST_ALIGNMENT |
691 | ||
27847754 NC |
692 | /* XXX Blah -- this macro is used directly by libobjc. Since it |
693 | supports no vector modes, cut out the complexity and fall back | |
694 | on BIGGEST_FIELD_ALIGNMENT. */ | |
695 | #ifdef IN_TARGET_LIBS | |
8fca31a2 | 696 | #define BIGGEST_FIELD_ALIGNMENT 64 |
27847754 | 697 | #endif |
5a9335ef | 698 | |
ff9940b0 | 699 | /* Make strings word-aligned so strcpy from constants will be faster. */ |
591af218 | 700 | #define CONSTANT_ALIGNMENT_FACTOR (TARGET_THUMB || ! arm_tune_xscale ? 1 : 2) |
f676971a | 701 | |
d19fb8e3 | 702 | #define CONSTANT_ALIGNMENT(EXP, ALIGN) \ |
5848830f | 703 | ((TREE_CODE (EXP) == STRING_CST \ |
36b15ad0 | 704 | && !optimize_size \ |
5848830f PB |
705 | && (ALIGN) < BITS_PER_WORD * CONSTANT_ALIGNMENT_FACTOR) \ |
706 | ? BITS_PER_WORD * CONSTANT_ALIGNMENT_FACTOR : (ALIGN)) | |
ff9940b0 | 707 | |
96339268 RE |
708 | /* Align definitions of arrays, unions and structures so that |
709 | initializations and copies can be made more efficient. This is not | |
710 | ABI-changing, so it only affects places where we can see the | |
0c86e0dd CLT |
711 | definition. Increasing the alignment tends to introduce padding, |
712 | so don't do this when optimizing for size/conserving stack space. */ | |
713 | #define ARM_EXPAND_ALIGNMENT(COND, EXP, ALIGN) \ | |
714 | (((COND) && ((ALIGN) < BITS_PER_WORD) \ | |
96339268 RE |
715 | && (TREE_CODE (EXP) == ARRAY_TYPE \ |
716 | || TREE_CODE (EXP) == UNION_TYPE \ | |
717 | || TREE_CODE (EXP) == RECORD_TYPE)) ? BITS_PER_WORD : (ALIGN)) | |
718 | ||
0c86e0dd CLT |
719 | /* Align global data. */ |
720 | #define DATA_ALIGNMENT(EXP, ALIGN) \ | |
721 | ARM_EXPAND_ALIGNMENT(!optimize_size, EXP, ALIGN) | |
722 | ||
96339268 | 723 | /* Similarly, make sure that objects on the stack are sensibly aligned. */ |
0c86e0dd CLT |
724 | #define LOCAL_ALIGNMENT(EXP, ALIGN) \ |
725 | ARM_EXPAND_ALIGNMENT(!flag_conserve_stack, EXP, ALIGN) | |
96339268 | 726 | |
723ae7c1 NC |
727 | /* Setting STRUCTURE_SIZE_BOUNDARY to 32 produces more efficient code, but the |
728 | value set in previous versions of this toolchain was 8, which produces more | |
729 | compact structures. The command line option -mstructure_size_boundary=<n> | |
f710504c | 730 | can be used to change this value. For compatibility with the ARM SDK |
723ae7c1 | 731 | however the value should be left at 32. ARM SDT Reference Manual (ARM DUI |
5848830f PB |
732 | 0020D) page 2-20 says "Structures are aligned on word boundaries". |
733 | The AAPCS specifies a value of 8. */ | |
6ead9ba5 | 734 | #define STRUCTURE_SIZE_BOUNDARY arm_structure_size_boundary |
723ae7c1 | 735 | |
4912a07c | 736 | /* This is the value used to initialize arm_structure_size_boundary. If a |
723ae7c1 | 737 | particular arm target wants to change the default value it should change |
6bc82793 | 738 | the definition of this macro, not STRUCTURE_SIZE_BOUNDARY. See netbsd.h |
723ae7c1 NC |
739 | for an example of this. */ |
740 | #ifndef DEFAULT_STRUCTURE_SIZE_BOUNDARY | |
741 | #define DEFAULT_STRUCTURE_SIZE_BOUNDARY 32 | |
b355a481 | 742 | #endif |
2a5307b1 | 743 | |
825dda42 | 744 | /* Nonzero if move instructions will actually fail to work |
ff9940b0 | 745 | when given unaligned data. */ |
35d965d5 | 746 | #define STRICT_ALIGNMENT 1 |
b6685939 PB |
747 | |
748 | /* wchar_t is unsigned under the AAPCS. */ | |
749 | #ifndef WCHAR_TYPE | |
750 | #define WCHAR_TYPE (TARGET_AAPCS_BASED ? "unsigned int" : "int") | |
751 | ||
752 | #define WCHAR_TYPE_SIZE BITS_PER_WORD | |
753 | #endif | |
754 | ||
655b30bf JB |
755 | /* Sized for fixed-point types. */ |
756 | ||
757 | #define SHORT_FRACT_TYPE_SIZE 8 | |
758 | #define FRACT_TYPE_SIZE 16 | |
759 | #define LONG_FRACT_TYPE_SIZE 32 | |
760 | #define LONG_LONG_FRACT_TYPE_SIZE 64 | |
761 | ||
762 | #define SHORT_ACCUM_TYPE_SIZE 16 | |
763 | #define ACCUM_TYPE_SIZE 32 | |
764 | #define LONG_ACCUM_TYPE_SIZE 64 | |
765 | #define LONG_LONG_ACCUM_TYPE_SIZE 64 | |
766 | ||
767 | #define MAX_FIXED_MODE_SIZE 64 | |
768 | ||
b6685939 PB |
769 | #ifndef SIZE_TYPE |
770 | #define SIZE_TYPE (TARGET_AAPCS_BASED ? "unsigned int" : "long unsigned int") | |
771 | #endif | |
d81d0bdd | 772 | |
077fc835 KH |
773 | #ifndef PTRDIFF_TYPE |
774 | #define PTRDIFF_TYPE (TARGET_AAPCS_BASED ? "int" : "long int") | |
775 | #endif | |
776 | ||
d81d0bdd PB |
777 | /* AAPCS requires that structure alignment is affected by bitfields. */ |
778 | #ifndef PCC_BITFIELD_TYPE_MATTERS | |
779 | #define PCC_BITFIELD_TYPE_MATTERS TARGET_AAPCS_BASED | |
780 | #endif | |
781 | ||
82a19768 AT |
782 | /* The maximum size of the sync library functions supported. */ |
783 | #ifndef MAX_SYNC_LIBFUNC_SIZE | |
5357406f | 784 | #define MAX_SYNC_LIBFUNC_SIZE (2 * UNITS_PER_WORD) |
82a19768 AT |
785 | #endif |
786 | ||
35d965d5 RS |
787 | \f |
788 | /* Standard register usage. */ | |
789 | ||
0be8bd1a | 790 | /* Register allocation in ARM Procedure Call Standard |
35d965d5 RS |
791 | (S - saved over call). |
792 | ||
793 | r0 * argument word/integer result | |
794 | r1-r3 argument word | |
795 | ||
796 | r4-r8 S register variable | |
797 | r9 S (rfp) register variable (real frame pointer) | |
f676971a | 798 | |
f5a1b0d2 | 799 | r10 F S (sl) stack limit (used by -mapcs-stack-check) |
35d965d5 RS |
800 | r11 F S (fp) argument pointer |
801 | r12 (ip) temp workspace | |
802 | r13 F S (sp) lower end of current stack frame | |
803 | r14 (lr) link address/workspace | |
804 | r15 F (pc) program counter | |
805 | ||
ff9940b0 RE |
806 | cc This is NOT a real register, but is used internally |
807 | to represent things that use or set the condition | |
808 | codes. | |
809 | sfp This isn't either. It is used during rtl generation | |
810 | since the offset between the frame pointer and the | |
811 | auto's isn't known until after register allocation. | |
812 | afp Nor this, we only need this because of non-local | |
813 | goto. Without it fp appears to be used and the | |
814 | elimination code won't get rid of sfp. It tracks | |
815 | fp exactly at all times. | |
816 | ||
5efd84c5 | 817 | *: See TARGET_CONDITIONAL_REGISTER_USAGE */ |
35d965d5 | 818 | |
9b66ebb1 PB |
819 | /* s0-s15 VFP scratch (aka d0-d7). |
820 | s16-s31 S VFP variable (aka d8-d15). | |
821 | vfpcc Not a real register. Represents the VFP condition | |
822 | code flags. */ | |
823 | ||
ff9940b0 RE |
824 | /* The stack backtrace structure is as follows: |
825 | fp points to here: | save code pointer | [fp] | |
826 | | return link value | [fp, #-4] | |
827 | | return sp value | [fp, #-8] | |
828 | | return fp value | [fp, #-12] | |
829 | [| saved r10 value |] | |
830 | [| saved r9 value |] | |
831 | [| saved r8 value |] | |
832 | [| saved r7 value |] | |
833 | [| saved r6 value |] | |
834 | [| saved r5 value |] | |
835 | [| saved r4 value |] | |
836 | [| saved r3 value |] | |
837 | [| saved r2 value |] | |
838 | [| saved r1 value |] | |
839 | [| saved r0 value |] | |
ff9940b0 RE |
840 | r0-r3 are not normally saved in a C function. */ |
841 | ||
35d965d5 RS |
842 | /* 1 for registers that have pervasive standard uses |
843 | and are not available for the register allocator. */ | |
0be8bd1a RE |
844 | #define FIXED_REGISTERS \ |
845 | { \ | |
846 | /* Core regs. */ \ | |
847 | 0,0,0,0,0,0,0,0, \ | |
848 | 0,0,0,0,0,1,0,1, \ | |
849 | /* VFP regs. */ \ | |
850 | 1,1,1,1,1,1,1,1, \ | |
851 | 1,1,1,1,1,1,1,1, \ | |
852 | 1,1,1,1,1,1,1,1, \ | |
853 | 1,1,1,1,1,1,1,1, \ | |
854 | 1,1,1,1,1,1,1,1, \ | |
855 | 1,1,1,1,1,1,1,1, \ | |
856 | 1,1,1,1,1,1,1,1, \ | |
857 | 1,1,1,1,1,1,1,1, \ | |
858 | /* IWMMXT regs. */ \ | |
859 | 1,1,1,1,1,1,1,1, \ | |
860 | 1,1,1,1,1,1,1,1, \ | |
861 | 1,1,1,1, \ | |
862 | /* Specials. */ \ | |
863 | 1,1,1,1 \ | |
35d965d5 RS |
864 | } |
865 | ||
866 | /* 1 for registers not available across function calls. | |
867 | These must include the FIXED_REGISTERS and also any | |
868 | registers that can be used without being saved. | |
869 | The latter must include the registers where values are returned | |
870 | and the register where structure-value addresses are passed. | |
ff9940b0 | 871 | Aside from that, you can include as many other registers as you like. |
f676971a | 872 | The CC is not preserved over function calls on the ARM 6, so it is |
d6b4baa4 | 873 | easier to assume this for all. SFP is preserved, since FP is. */ |
0be8bd1a RE |
874 | #define CALL_USED_REGISTERS \ |
875 | { \ | |
876 | /* Core regs. */ \ | |
877 | 1,1,1,1,0,0,0,0, \ | |
878 | 0,0,0,0,1,1,1,1, \ | |
879 | /* VFP Regs. */ \ | |
880 | 1,1,1,1,1,1,1,1, \ | |
881 | 1,1,1,1,1,1,1,1, \ | |
882 | 1,1,1,1,1,1,1,1, \ | |
883 | 1,1,1,1,1,1,1,1, \ | |
884 | 1,1,1,1,1,1,1,1, \ | |
885 | 1,1,1,1,1,1,1,1, \ | |
886 | 1,1,1,1,1,1,1,1, \ | |
887 | 1,1,1,1,1,1,1,1, \ | |
888 | /* IWMMXT regs. */ \ | |
889 | 1,1,1,1,1,1,1,1, \ | |
890 | 1,1,1,1,1,1,1,1, \ | |
891 | 1,1,1,1, \ | |
892 | /* Specials. */ \ | |
893 | 1,1,1,1 \ | |
35d965d5 RS |
894 | } |
895 | ||
6cc8c0b3 NC |
896 | #ifndef SUBTARGET_CONDITIONAL_REGISTER_USAGE |
897 | #define SUBTARGET_CONDITIONAL_REGISTER_USAGE | |
898 | #endif | |
899 | ||
6bc82793 | 900 | /* These are a couple of extensions to the formats accepted |
dd18ae56 NC |
901 | by asm_fprintf: |
902 | %@ prints out ASM_COMMENT_START | |
903 | %r prints out REGISTER_PREFIX reg_names[arg] */ | |
904 | #define ASM_FPRINTF_EXTENSIONS(FILE, ARGS, P) \ | |
905 | case '@': \ | |
906 | fputs (ASM_COMMENT_START, FILE); \ | |
907 | break; \ | |
908 | \ | |
909 | case 'r': \ | |
910 | fputs (REGISTER_PREFIX, FILE); \ | |
911 | fputs (reg_names [va_arg (ARGS, int)], FILE); \ | |
912 | break; | |
913 | ||
d5b7b3ae | 914 | /* Round X up to the nearest word. */ |
0c2ca901 | 915 | #define ROUND_UP_WORD(X) (((X) + 3) & ~3) |
d5b7b3ae | 916 | |
6cfc7210 | 917 | /* Convert fron bytes to ints. */ |
e9d7b180 | 918 | #define ARM_NUM_INTS(X) (((X) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) |
6cfc7210 | 919 | |
9b66ebb1 PB |
920 | /* The number of (integer) registers required to hold a quantity of type MODE. |
921 | Also used for VFP registers. */ | |
e9d7b180 JD |
922 | #define ARM_NUM_REGS(MODE) \ |
923 | ARM_NUM_INTS (GET_MODE_SIZE (MODE)) | |
6cfc7210 NC |
924 | |
925 | /* The number of (integer) registers required to hold a quantity of TYPE MODE. */ | |
e9d7b180 JD |
926 | #define ARM_NUM_REGS2(MODE, TYPE) \ |
927 | ARM_NUM_INTS ((MODE) == BLKmode ? \ | |
d5b7b3ae | 928 | int_size_in_bytes (TYPE) : GET_MODE_SIZE (MODE)) |
6cfc7210 NC |
929 | |
930 | /* The number of (integer) argument register available. */ | |
d5b7b3ae | 931 | #define NUM_ARG_REGS 4 |
6cfc7210 | 932 | |
390b17c2 RE |
933 | /* And similarly for the VFP. */ |
934 | #define NUM_VFP_ARG_REGS 16 | |
935 | ||
093354e0 | 936 | /* Return the register number of the N'th (integer) argument. */ |
d5b7b3ae | 937 | #define ARG_REGISTER(N) (N - 1) |
6cfc7210 | 938 | |
d5b7b3ae RE |
939 | /* Specify the registers used for certain standard purposes. |
940 | The values of these macros are register numbers. */ | |
35d965d5 | 941 | |
d5b7b3ae RE |
942 | /* The number of the last argument register. */ |
943 | #define LAST_ARG_REGNUM ARG_REGISTER (NUM_ARG_REGS) | |
35d965d5 | 944 | |
c769a35d RE |
945 | /* The numbers of the Thumb register ranges. */ |
946 | #define FIRST_LO_REGNUM 0 | |
6d3d9133 | 947 | #define LAST_LO_REGNUM 7 |
c769a35d RE |
948 | #define FIRST_HI_REGNUM 8 |
949 | #define LAST_HI_REGNUM 11 | |
6d3d9133 | 950 | |
f0a0390e RH |
951 | /* Overridden by config/arm/bpabi.h. */ |
952 | #ifndef ARM_UNWIND_INFO | |
953 | #define ARM_UNWIND_INFO 0 | |
617a1b71 PB |
954 | #endif |
955 | ||
c9ca9b88 PB |
956 | /* Use r0 and r1 to pass exception handling information. */ |
957 | #define EH_RETURN_DATA_REGNO(N) (((N) < 2) ? N : INVALID_REGNUM) | |
958 | ||
6d3d9133 | 959 | /* The register that holds the return address in exception handlers. */ |
c9ca9b88 PB |
960 | #define ARM_EH_STACKADJ_REGNUM 2 |
961 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (SImode, ARM_EH_STACKADJ_REGNUM) | |
35d965d5 | 962 | |
1e874273 PB |
963 | #ifndef ARM_TARGET2_DWARF_FORMAT |
964 | #define ARM_TARGET2_DWARF_FORMAT DW_EH_PE_pcrel | |
3f2f838e | 965 | #endif |
1e874273 PB |
966 | |
967 | /* ttype entries (the only interesting data references used) | |
968 | use TARGET2 relocations. */ | |
969 | #define ASM_PREFERRED_EH_DATA_FORMAT(code, data) \ | |
970 | (((code) == 0 && (data) == 1 && ARM_UNWIND_INFO) ? ARM_TARGET2_DWARF_FORMAT \ | |
971 | : DW_EH_PE_absptr) | |
1e874273 | 972 | |
d5b7b3ae RE |
973 | /* The native (Norcroft) Pascal compiler for the ARM passes the static chain |
974 | as an invisible last argument (possible since varargs don't exist in | |
975 | Pascal), so the following is not true. */ | |
5b3e6663 | 976 | #define STATIC_CHAIN_REGNUM 12 |
35d965d5 | 977 | |
d5b7b3ae RE |
978 | /* Define this to be where the real frame pointer is if it is not possible to |
979 | work out the offset between the frame pointer and the automatic variables | |
980 | until after register allocation has taken place. FRAME_POINTER_REGNUM | |
981 | should point to a special register that we will make sure is eliminated. | |
982 | ||
983 | For the Thumb we have another problem. The TPCS defines the frame pointer | |
6bc82793 | 984 | as r11, and GCC believes that it is always possible to use the frame pointer |
d5b7b3ae RE |
985 | as base register for addressing purposes. (See comments in |
986 | find_reloads_address()). But - the Thumb does not allow high registers, | |
987 | including r11, to be used as base address registers. Hence our problem. | |
988 | ||
989 | The solution used here, and in the old thumb port is to use r7 instead of | |
990 | r11 as the hard frame pointer and to have special code to generate | |
991 | backtrace structures on the stack (if required to do so via a command line | |
6bc82793 | 992 | option) using r11. This is the only 'user visible' use of r11 as a frame |
d5b7b3ae RE |
993 | pointer. */ |
994 | #define ARM_HARD_FRAME_POINTER_REGNUM 11 | |
995 | #define THUMB_HARD_FRAME_POINTER_REGNUM 7 | |
35d965d5 | 996 | |
b15bca31 RE |
997 | #define HARD_FRAME_POINTER_REGNUM \ |
998 | (TARGET_ARM \ | |
999 | ? ARM_HARD_FRAME_POINTER_REGNUM \ | |
1000 | : THUMB_HARD_FRAME_POINTER_REGNUM) | |
d5b7b3ae | 1001 | |
e3339d0f JM |
1002 | #define HARD_FRAME_POINTER_IS_FRAME_POINTER 0 |
1003 | #define HARD_FRAME_POINTER_IS_ARG_POINTER 0 | |
1004 | ||
b15bca31 | 1005 | #define FP_REGNUM HARD_FRAME_POINTER_REGNUM |
d5b7b3ae | 1006 | |
b15bca31 RE |
1007 | /* Register to use for pushing function arguments. */ |
1008 | #define STACK_POINTER_REGNUM SP_REGNUM | |
d5b7b3ae | 1009 | |
0be8bd1a RE |
1010 | #define FIRST_IWMMXT_REGNUM (LAST_HI_VFP_REGNUM + 1) |
1011 | #define LAST_IWMMXT_REGNUM (FIRST_IWMMXT_REGNUM + 15) | |
a76213b9 XQ |
1012 | |
1013 | /* Need to sync with WCGR in iwmmxt.md. */ | |
0be8bd1a RE |
1014 | #define FIRST_IWMMXT_GR_REGNUM (LAST_IWMMXT_REGNUM + 1) |
1015 | #define LAST_IWMMXT_GR_REGNUM (FIRST_IWMMXT_GR_REGNUM + 3) | |
d5b7b3ae | 1016 | |
5a9335ef NC |
1017 | #define IS_IWMMXT_REGNUM(REGNUM) \ |
1018 | (((REGNUM) >= FIRST_IWMMXT_REGNUM) && ((REGNUM) <= LAST_IWMMXT_REGNUM)) | |
1019 | #define IS_IWMMXT_GR_REGNUM(REGNUM) \ | |
1020 | (((REGNUM) >= FIRST_IWMMXT_GR_REGNUM) && ((REGNUM) <= LAST_IWMMXT_GR_REGNUM)) | |
1021 | ||
35d965d5 | 1022 | /* Base register for access to local variables of the function. */ |
0be8bd1a | 1023 | #define FRAME_POINTER_REGNUM 102 |
ff9940b0 | 1024 | |
d5b7b3ae | 1025 | /* Base register for access to arguments of the function. */ |
0be8bd1a | 1026 | #define ARG_POINTER_REGNUM 103 |
62b10bbc | 1027 | |
0be8bd1a RE |
1028 | #define FIRST_VFP_REGNUM 16 |
1029 | #define D7_VFP_REGNUM (FIRST_VFP_REGNUM + 15) | |
f1adb0a9 | 1030 | #define LAST_VFP_REGNUM \ |
302c3d8e | 1031 | (TARGET_VFPD32 ? LAST_HI_VFP_REGNUM : LAST_LO_VFP_REGNUM) |
f1adb0a9 | 1032 | |
9b66ebb1 PB |
1033 | #define IS_VFP_REGNUM(REGNUM) \ |
1034 | (((REGNUM) >= FIRST_VFP_REGNUM) && ((REGNUM) <= LAST_VFP_REGNUM)) | |
1035 | ||
f1adb0a9 JB |
1036 | /* VFP registers are split into two types: those defined by VFP versions < 3 |
1037 | have D registers overlaid on consecutive pairs of S registers. VFP version 3 | |
1038 | defines 16 new D registers (d16-d31) which, for simplicity and correctness | |
1039 | in various parts of the backend, we implement as "fake" single-precision | |
1040 | registers (which would be S32-S63, but cannot be used in that way). The | |
1041 | following macros define these ranges of registers. */ | |
0be8bd1a RE |
1042 | #define LAST_LO_VFP_REGNUM (FIRST_VFP_REGNUM + 31) |
1043 | #define FIRST_HI_VFP_REGNUM (LAST_LO_VFP_REGNUM + 1) | |
1044 | #define LAST_HI_VFP_REGNUM (FIRST_HI_VFP_REGNUM + 31) | |
f1adb0a9 JB |
1045 | |
1046 | #define VFP_REGNO_OK_FOR_SINGLE(REGNUM) \ | |
1047 | ((REGNUM) <= LAST_LO_VFP_REGNUM) | |
1048 | ||
1049 | /* DFmode values are only valid in even register pairs. */ | |
1050 | #define VFP_REGNO_OK_FOR_DOUBLE(REGNUM) \ | |
1051 | ((((REGNUM) - FIRST_VFP_REGNUM) & 1) == 0) | |
1052 | ||
88f77cba JB |
1053 | /* Neon Quad values must start at a multiple of four registers. */ |
1054 | #define NEON_REGNO_OK_FOR_QUAD(REGNUM) \ | |
1055 | ((((REGNUM) - FIRST_VFP_REGNUM) & 3) == 0) | |
1056 | ||
1057 | /* Neon structures of vectors must be in even register pairs and there | |
1058 | must be enough registers available. Because of various patterns | |
1059 | requiring quad registers, we require them to start at a multiple of | |
1060 | four. */ | |
1061 | #define NEON_REGNO_OK_FOR_NREGS(REGNUM, N) \ | |
1062 | ((((REGNUM) - FIRST_VFP_REGNUM) & 3) == 0 \ | |
1063 | && (LAST_VFP_REGNUM - (REGNUM) >= 2 * (N) - 1)) | |
1064 | ||
0be8bd1a | 1065 | /* The number of hard registers is 16 ARM + 1 CC + 1 SFP + 1 AFP. */ |
5a9335ef | 1066 | /* Intel Wireless MMX Technology registers add 16 + 4 more. */ |
0be8bd1a RE |
1067 | /* VFP (VFP3) adds 32 (64) + 1 VFPCC. */ |
1068 | #define FIRST_PSEUDO_REGISTER 104 | |
62b10bbc | 1069 | |
2fa330b2 PB |
1070 | #define DBX_REGISTER_NUMBER(REGNO) arm_dbx_register_number (REGNO) |
1071 | ||
35d965d5 RS |
1072 | /* Value should be nonzero if functions must have frame pointers. |
1073 | Zero means the frame pointer need not be set up (and parms may be accessed | |
f676971a | 1074 | via the stack pointer) in functions that seem suitable. |
ff9940b0 RE |
1075 | If we have to have a frame pointer we might as well make use of it. |
1076 | APCS says that the frame pointer does not need to be pushed in leaf | |
2a5307b1 | 1077 | functions, or simple tail call functions. */ |
a15900b5 DJ |
1078 | |
1079 | #ifndef SUBTARGET_FRAME_POINTER_REQUIRED | |
1080 | #define SUBTARGET_FRAME_POINTER_REQUIRED 0 | |
1081 | #endif | |
1082 | ||
d5b7b3ae RE |
1083 | /* Return number of consecutive hard regs needed starting at reg REGNO |
1084 | to hold something of mode MODE. | |
1085 | This is ordinarily the length in words of a value of mode MODE | |
1086 | but can be less for certain modes in special long registers. | |
35d965d5 | 1087 | |
0be8bd1a | 1088 | On the ARM core regs are UNITS_PER_WORD bits wide. */ |
d5b7b3ae | 1089 | #define HARD_REGNO_NREGS(REGNO, MODE) \ |
5b3e6663 | 1090 | ((TARGET_32BIT \ |
0be8bd1a | 1091 | && REGNO > PC_REGNUM \ |
d5b7b3ae RE |
1092 | && REGNO != FRAME_POINTER_REGNUM \ |
1093 | && REGNO != ARG_POINTER_REGNUM) \ | |
9b66ebb1 | 1094 | && !IS_VFP_REGNUM (REGNO) \ |
e9d7b180 | 1095 | ? 1 : ARM_NUM_REGS (MODE)) |
35d965d5 | 1096 | |
4b02997f | 1097 | /* Return true if REGNO is suitable for holding a quantity of type MODE. */ |
d5b7b3ae | 1098 | #define HARD_REGNO_MODE_OK(REGNO, MODE) \ |
4b02997f | 1099 | arm_hard_regno_mode_ok ((REGNO), (MODE)) |
35d965d5 | 1100 | |
2af8e257 | 1101 | #define MODES_TIEABLE_P(MODE1, MODE2) arm_modes_tieable_p (MODE1, MODE2) |
ff9940b0 | 1102 | |
5a9335ef | 1103 | #define VALID_IWMMXT_REG_MODE(MODE) \ |
f676971a | 1104 | (arm_vector_mode_supported_p (MODE) || (MODE) == DImode) |
5a9335ef | 1105 | |
88f77cba JB |
1106 | /* Modes valid for Neon D registers. */ |
1107 | #define VALID_NEON_DREG_MODE(MODE) \ | |
1108 | ((MODE) == V2SImode || (MODE) == V4HImode || (MODE) == V8QImode \ | |
5819f96f | 1109 | || (MODE) == V4HFmode || (MODE) == V2SFmode || (MODE) == DImode) |
88f77cba JB |
1110 | |
1111 | /* Modes valid for Neon Q registers. */ | |
1112 | #define VALID_NEON_QREG_MODE(MODE) \ | |
1113 | ((MODE) == V4SImode || (MODE) == V8HImode || (MODE) == V16QImode \ | |
1114 | || (MODE) == V4SFmode || (MODE) == V2DImode) | |
1115 | ||
1116 | /* Structure modes valid for Neon registers. */ | |
1117 | #define VALID_NEON_STRUCT_MODE(MODE) \ | |
1118 | ((MODE) == TImode || (MODE) == EImode || (MODE) == OImode \ | |
1119 | || (MODE) == CImode || (MODE) == XImode) | |
1120 | ||
37119410 BS |
1121 | /* The register numbers in sequence, for passing to arm_gen_load_multiple. */ |
1122 | extern int arm_regs_in_sequence[]; | |
1123 | ||
35d965d5 | 1124 | /* The order in which register should be allocated. It is good to use ip |
ff9940b0 RE |
1125 | since no saving is required (though calls clobber it) and it never contains |
1126 | function parameters. It is quite good to use lr since other calls may | |
f676971a | 1127 | clobber it anyway. Allocate r0 through r3 in reverse order since r3 is |
ff9940b0 | 1128 | least likely to contain a function parameter; in addition results are |
f1adb0a9 JB |
1129 | returned in r0. |
1130 | For VFP/VFPv3, allocate D16-D31 first, then caller-saved registers (D0-D7), | |
1131 | then D8-D15. The reason for doing this is to attempt to reduce register | |
1132 | pressure when both single- and double-precision registers are used in a | |
1133 | function. */ | |
1134 | ||
0be8bd1a RE |
1135 | #define VREG(X) (FIRST_VFP_REGNUM + (X)) |
1136 | #define WREG(X) (FIRST_IWMMXT_REGNUM + (X)) | |
1137 | #define WGREG(X) (FIRST_IWMMXT_GR_REGNUM + (X)) | |
1138 | ||
f1adb0a9 JB |
1139 | #define REG_ALLOC_ORDER \ |
1140 | { \ | |
0be8bd1a RE |
1141 | /* General registers. */ \ |
1142 | 3, 2, 1, 0, 12, 14, 4, 5, \ | |
1143 | 6, 7, 8, 9, 10, 11, \ | |
1144 | /* High VFP registers. */ \ | |
1145 | VREG(32), VREG(33), VREG(34), VREG(35), \ | |
1146 | VREG(36), VREG(37), VREG(38), VREG(39), \ | |
1147 | VREG(40), VREG(41), VREG(42), VREG(43), \ | |
1148 | VREG(44), VREG(45), VREG(46), VREG(47), \ | |
1149 | VREG(48), VREG(49), VREG(50), VREG(51), \ | |
1150 | VREG(52), VREG(53), VREG(54), VREG(55), \ | |
1151 | VREG(56), VREG(57), VREG(58), VREG(59), \ | |
1152 | VREG(60), VREG(61), VREG(62), VREG(63), \ | |
1153 | /* VFP argument registers. */ \ | |
1154 | VREG(15), VREG(14), VREG(13), VREG(12), \ | |
1155 | VREG(11), VREG(10), VREG(9), VREG(8), \ | |
1156 | VREG(7), VREG(6), VREG(5), VREG(4), \ | |
1157 | VREG(3), VREG(2), VREG(1), VREG(0), \ | |
1158 | /* VFP call-saved registers. */ \ | |
1159 | VREG(16), VREG(17), VREG(18), VREG(19), \ | |
1160 | VREG(20), VREG(21), VREG(22), VREG(23), \ | |
1161 | VREG(24), VREG(25), VREG(26), VREG(27), \ | |
1162 | VREG(28), VREG(29), VREG(30), VREG(31), \ | |
1163 | /* IWMMX registers. */ \ | |
1164 | WREG(0), WREG(1), WREG(2), WREG(3), \ | |
1165 | WREG(4), WREG(5), WREG(6), WREG(7), \ | |
1166 | WREG(8), WREG(9), WREG(10), WREG(11), \ | |
1167 | WREG(12), WREG(13), WREG(14), WREG(15), \ | |
1168 | WGREG(0), WGREG(1), WGREG(2), WGREG(3), \ | |
1169 | /* Registers not for general use. */ \ | |
1170 | CC_REGNUM, VFPCC_REGNUM, \ | |
1171 | FRAME_POINTER_REGNUM, ARG_POINTER_REGNUM, \ | |
1172 | SP_REGNUM, PC_REGNUM \ | |
35d965d5 | 1173 | } |
9338ffe6 | 1174 | |
795dc4fc | 1175 | /* Use different register alloc ordering for Thumb. */ |
5a733826 BS |
1176 | #define ADJUST_REG_ALLOC_ORDER arm_order_regs_for_local_alloc () |
1177 | ||
1178 | /* Tell IRA to use the order we define rather than messing it up with its | |
1179 | own cost calculations. */ | |
ed15c598 | 1180 | #define HONOR_REG_ALLOC_ORDER 1 |
795dc4fc | 1181 | |
9338ffe6 PB |
1182 | /* Interrupt functions can only use registers that have already been |
1183 | saved by the prologue, even if they would normally be | |
1184 | call-clobbered. */ | |
1185 | #define HARD_REGNO_RENAME_OK(SRC, DST) \ | |
1186 | (! IS_INTERRUPT (cfun->machine->func_type) || \ | |
6fb5fa3c | 1187 | df_regs_ever_live_p (DST)) |
35d965d5 RS |
1188 | \f |
1189 | /* Register and constant classes. */ | |
1190 | ||
0be8bd1a | 1191 | /* Register classes. */ |
35d965d5 RS |
1192 | enum reg_class |
1193 | { | |
1194 | NO_REGS, | |
0be8bd1a RE |
1195 | LO_REGS, |
1196 | STACK_REG, | |
1197 | BASE_REGS, | |
1198 | HI_REGS, | |
9adcfa3c | 1199 | CALLER_SAVE_REGS, |
0be8bd1a RE |
1200 | GENERAL_REGS, |
1201 | CORE_REGS, | |
f1adb0a9 JB |
1202 | VFP_D0_D7_REGS, |
1203 | VFP_LO_REGS, | |
1204 | VFP_HI_REGS, | |
9b66ebb1 | 1205 | VFP_REGS, |
5a9335ef | 1206 | IWMMXT_REGS, |
0be8bd1a | 1207 | IWMMXT_GR_REGS, |
d5b7b3ae | 1208 | CC_REG, |
9b66ebb1 | 1209 | VFPCC_REG, |
0be8bd1a RE |
1210 | SFP_REG, |
1211 | AFP_REG, | |
35d965d5 RS |
1212 | ALL_REGS, |
1213 | LIM_REG_CLASSES | |
1214 | }; | |
1215 | ||
1216 | #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
1217 | ||
d6b4baa4 | 1218 | /* Give names of register classes as strings for dump file. */ |
35d965d5 RS |
1219 | #define REG_CLASS_NAMES \ |
1220 | { \ | |
1221 | "NO_REGS", \ | |
0be8bd1a RE |
1222 | "LO_REGS", \ |
1223 | "STACK_REG", \ | |
1224 | "BASE_REGS", \ | |
1225 | "HI_REGS", \ | |
9adcfa3c | 1226 | "CALLER_SAVE_REGS", \ |
0be8bd1a RE |
1227 | "GENERAL_REGS", \ |
1228 | "CORE_REGS", \ | |
f1adb0a9 JB |
1229 | "VFP_D0_D7_REGS", \ |
1230 | "VFP_LO_REGS", \ | |
1231 | "VFP_HI_REGS", \ | |
9b66ebb1 | 1232 | "VFP_REGS", \ |
5a9335ef | 1233 | "IWMMXT_REGS", \ |
0be8bd1a | 1234 | "IWMMXT_GR_REGS", \ |
d5b7b3ae | 1235 | "CC_REG", \ |
5384443a | 1236 | "VFPCC_REG", \ |
9f4f1735 JJ |
1237 | "SFP_REG", \ |
1238 | "AFP_REG", \ | |
1239 | "ALL_REGS" \ | |
35d965d5 RS |
1240 | } |
1241 | ||
1242 | /* Define which registers fit in which classes. | |
1243 | This is an initializer for a vector of HARD_REG_SET | |
1244 | of length N_REG_CLASSES. */ | |
f1adb0a9 JB |
1245 | #define REG_CLASS_CONTENTS \ |
1246 | { \ | |
1247 | { 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* NO_REGS */ \ | |
f1adb0a9 JB |
1248 | { 0x000000FF, 0x00000000, 0x00000000, 0x00000000 }, /* LO_REGS */ \ |
1249 | { 0x00002000, 0x00000000, 0x00000000, 0x00000000 }, /* STACK_REG */ \ | |
1250 | { 0x000020FF, 0x00000000, 0x00000000, 0x00000000 }, /* BASE_REGS */ \ | |
0be8bd1a | 1251 | { 0x00005F00, 0x00000000, 0x00000000, 0x00000000 }, /* HI_REGS */ \ |
9adcfa3c | 1252 | { 0x0000100F, 0x00000000, 0x00000000, 0x00000000 }, /* CALLER_SAVE_REGS */ \ |
0be8bd1a RE |
1253 | { 0x00005FFF, 0x00000000, 0x00000000, 0x00000000 }, /* GENERAL_REGS */ \ |
1254 | { 0x00007FFF, 0x00000000, 0x00000000, 0x00000000 }, /* CORE_REGS */ \ | |
1255 | { 0xFFFF0000, 0x00000000, 0x00000000, 0x00000000 }, /* VFP_D0_D7_REGS */ \ | |
1256 | { 0xFFFF0000, 0x0000FFFF, 0x00000000, 0x00000000 }, /* VFP_LO_REGS */ \ | |
1257 | { 0x00000000, 0xFFFF0000, 0x0000FFFF, 0x00000000 }, /* VFP_HI_REGS */ \ | |
1258 | { 0xFFFF0000, 0xFFFFFFFF, 0x0000FFFF, 0x00000000 }, /* VFP_REGS */ \ | |
1259 | { 0x00000000, 0x00000000, 0xFFFF0000, 0x00000000 }, /* IWMMXT_REGS */ \ | |
1260 | { 0x00000000, 0x00000000, 0x00000000, 0x0000000F }, /* IWMMXT_GR_REGS */ \ | |
1261 | { 0x00000000, 0x00000000, 0x00000000, 0x00000010 }, /* CC_REG */ \ | |
1262 | { 0x00000000, 0x00000000, 0x00000000, 0x00000020 }, /* VFPCC_REG */ \ | |
1263 | { 0x00000000, 0x00000000, 0x00000000, 0x00000040 }, /* SFP_REG */ \ | |
1264 | { 0x00000000, 0x00000000, 0x00000000, 0x00000080 }, /* AFP_REG */ \ | |
d8484d41 | 1265 | { 0xFFFF7FFF, 0xFFFFFFFF, 0xFFFFFFFF, 0x0000000F } /* ALL_REGS */ \ |
35d965d5 | 1266 | } |
4b02997f | 1267 | |
f1adb0a9 JB |
1268 | /* Any of the VFP register classes. */ |
1269 | #define IS_VFP_CLASS(X) \ | |
1270 | ((X) == VFP_D0_D7_REGS || (X) == VFP_LO_REGS \ | |
1271 | || (X) == VFP_HI_REGS || (X) == VFP_REGS) | |
1272 | ||
35d965d5 RS |
1273 | /* The same information, inverted: |
1274 | Return the class number of the smallest class containing | |
1275 | reg number REGNO. This could be a conditional expression | |
1276 | or could index an array. */ | |
d5b7b3ae | 1277 | #define REGNO_REG_CLASS(REGNO) arm_regno_class (REGNO) |
35d965d5 | 1278 | |
0be8bd1a RE |
1279 | /* In VFPv1, VFP registers could only be accessed in the mode they |
1280 | were set, so subregs would be invalid there. However, we don't | |
1281 | support VFPv1 at the moment, and the restriction was lifted in | |
e81bf2ce JB |
1282 | VFPv2. |
1283 | In big-endian mode, modes greater than word size (i.e. DFmode) are stored in | |
1284 | VFP registers in little-endian order. We can't describe that accurately to | |
db57bbc9 KT |
1285 | GCC, so avoid taking subregs of such values. |
1286 | The only exception is going from a 128-bit to a 64-bit type. In that case | |
1287 | the data layout happens to be consistent for big-endian, so we explicitly allow | |
1288 | that case. */ | |
1289 | #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \ | |
1290 | (TARGET_VFP && TARGET_BIG_END \ | |
1291 | && !(GET_MODE_SIZE (FROM) == 16 && GET_MODE_SIZE (TO) == 8) \ | |
1292 | && (GET_MODE_SIZE (FROM) > UNITS_PER_WORD \ | |
1293 | || GET_MODE_SIZE (TO) > UNITS_PER_WORD) \ | |
e81bf2ce | 1294 | && reg_classes_intersect_p (VFP_REGS, (CLASS))) |
75d2580c | 1295 | |
35d965d5 | 1296 | /* The class value for index registers, and the one for base regs. */ |
5b3e6663 | 1297 | #define INDEX_REG_CLASS (TARGET_THUMB1 ? LO_REGS : GENERAL_REGS) |
f5c630c3 | 1298 | #define BASE_REG_CLASS (TARGET_THUMB1 ? LO_REGS : CORE_REGS) |
d5b7b3ae | 1299 | |
b93a0fe6 | 1300 | /* For the Thumb the high registers cannot be used as base registers |
6bc82793 | 1301 | when addressing quantities in QI or HI mode; if we don't know the |
888d2cd6 | 1302 | mode, then we must be conservative. */ |
c896d4b4 MW |
1303 | #define MODE_BASE_REG_CLASS(MODE) \ |
1304 | (TARGET_32BIT ? CORE_REGS \ | |
1305 | : GET_MODE_SIZE (MODE) >= 4 ? BASE_REGS \ | |
1306 | : LO_REGS) | |
888d2cd6 DJ |
1307 | |
1308 | /* For Thumb we can not support SP+reg addressing, so we return LO_REGS | |
1309 | instead of BASE_REGS. */ | |
1310 | #define MODE_BASE_REG_REG_CLASS(MODE) BASE_REG_CLASS | |
3dcc68a4 | 1311 | |
42db504c | 1312 | /* When this hook returns true for MODE, the compiler allows |
d5b7b3ae RE |
1313 | registers explicitly used in the rtl to be used as spill registers |
1314 | but prevents the compiler from extending the lifetime of these | |
d6b4baa4 | 1315 | registers. */ |
42db504c SB |
1316 | #define TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P \ |
1317 | arm_small_register_classes_for_mode_p | |
35d965d5 | 1318 | |
d5b7b3ae RE |
1319 | /* Must leave BASE_REGS reloads alone */ |
1320 | #define THUMB_SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \ | |
78a14aa8 YR |
1321 | (lra_in_progress ? NO_REGS \ |
1322 | : ((CLASS) != LO_REGS && (CLASS) != BASE_REGS \ | |
1323 | ? ((true_regnum (X) == -1 ? LO_REGS \ | |
1324 | : (true_regnum (X) + HARD_REGNO_NREGS (0, MODE) > 8) ? LO_REGS \ | |
1325 | : NO_REGS)) \ | |
1326 | : NO_REGS)) | |
d5b7b3ae RE |
1327 | |
1328 | #define THUMB_SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \ | |
1fc017b6 VM |
1329 | (lra_in_progress ? NO_REGS \ |
1330 | : (CLASS) != LO_REGS && (CLASS) != BASE_REGS \ | |
1331 | ? ((true_regnum (X) == -1 ? LO_REGS \ | |
1332 | : (true_regnum (X) + HARD_REGNO_NREGS (0, MODE) > 8) ? LO_REGS \ | |
1333 | : NO_REGS)) \ | |
1334 | : NO_REGS) | |
35d965d5 | 1335 | |
ff9940b0 RE |
1336 | /* Return the register class of a scratch register needed to copy IN into |
1337 | or out of a register in CLASS in MODE. If it can be done directly, | |
1338 | NO_REGS is returned. */ | |
d5b7b3ae | 1339 | #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \ |
fe2d934b | 1340 | /* Restrict which direct reloads are allowed for VFP/iWMMXt regs. */ \ |
9b66ebb1 | 1341 | ((TARGET_VFP && TARGET_HARD_FLOAT \ |
f1adb0a9 | 1342 | && IS_VFP_CLASS (CLASS)) \ |
fe2d934b PB |
1343 | ? coproc_secondary_reload_class (MODE, X, FALSE) \ |
1344 | : (TARGET_IWMMXT && (CLASS) == IWMMXT_REGS) \ | |
1345 | ? coproc_secondary_reload_class (MODE, X, TRUE) \ | |
5b3e6663 | 1346 | : TARGET_32BIT \ |
9b66ebb1 | 1347 | ? (((MODE) == HImode && ! arm_arch4 && true_regnum (X) == -1) \ |
d5b7b3ae RE |
1348 | ? GENERAL_REGS : NO_REGS) \ |
1349 | : THUMB_SECONDARY_OUTPUT_RELOAD_CLASS (CLASS, MODE, X)) | |
f676971a | 1350 | |
d6b4baa4 | 1351 | /* If we need to load shorts byte-at-a-time, then we need a scratch. */ |
d5b7b3ae | 1352 | #define SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \ |
fe2d934b | 1353 | /* Restrict which direct reloads are allowed for VFP/iWMMXt regs. */ \ |
9b66ebb1 | 1354 | ((TARGET_VFP && TARGET_HARD_FLOAT \ |
f1adb0a9 | 1355 | && IS_VFP_CLASS (CLASS)) \ |
fe2d934b PB |
1356 | ? coproc_secondary_reload_class (MODE, X, FALSE) : \ |
1357 | (TARGET_IWMMXT && (CLASS) == IWMMXT_REGS) ? \ | |
1358 | coproc_secondary_reload_class (MODE, X, TRUE) : \ | |
0be8bd1a RE |
1359 | (TARGET_32BIT ? \ |
1360 | (((CLASS) == IWMMXT_REGS || (CLASS) == IWMMXT_GR_REGS) \ | |
1361 | && CONSTANT_P (X)) \ | |
9b6b54e2 | 1362 | ? GENERAL_REGS : \ |
0be8bd1a | 1363 | (((MODE) == HImode && ! arm_arch4 \ |
d435a4be KT |
1364 | && (MEM_P (X) \ |
1365 | || ((REG_P (X) || GET_CODE (X) == SUBREG) \ | |
0be8bd1a RE |
1366 | && true_regnum (X) == -1))) \ |
1367 | ? GENERAL_REGS : NO_REGS) \ | |
1368 | : THUMB_SECONDARY_INPUT_RELOAD_CLASS (CLASS, MODE, X))) | |
2ce9c1b9 | 1369 | |
35d965d5 RS |
1370 | /* Return the maximum number of consecutive registers |
1371 | needed to represent mode MODE in a register of class CLASS. | |
0be8bd1a RE |
1372 | ARM regs are UNITS_PER_WORD bits. |
1373 | FIXME: Is this true for iWMMX? */ | |
35d965d5 | 1374 | #define CLASS_MAX_NREGS(CLASS, MODE) \ |
0be8bd1a | 1375 | (ARM_NUM_REGS (MODE)) |
9b6b54e2 NC |
1376 | |
1377 | /* If defined, gives a class of registers that cannot be used as the | |
1378 | operand of a SUBREG that changes the mode of the object illegally. */ | |
35d965d5 RS |
1379 | \f |
1380 | /* Stack layout; function entry, exit and calling. */ | |
1381 | ||
1382 | /* Define this if pushing a word on the stack | |
1383 | makes the stack pointer a smaller address. */ | |
1384 | #define STACK_GROWS_DOWNWARD 1 | |
1385 | ||
a4d05547 | 1386 | /* Define this to nonzero if the nominal address of the stack frame |
35d965d5 RS |
1387 | is at the high-address end of the local variables; |
1388 | that is, each additional local variable allocated | |
1389 | goes at a more negative offset in the frame. */ | |
1390 | #define FRAME_GROWS_DOWNWARD 1 | |
1391 | ||
a2503645 RS |
1392 | /* The amount of scratch space needed by _interwork_{r7,r11}_call_via_rN(). |
1393 | When present, it is one word in size, and sits at the top of the frame, | |
1394 | between the soft frame pointer and either r7 or r11. | |
1395 | ||
1396 | We only need _interwork_rM_call_via_rN() for -mcaller-super-interworking, | |
1397 | and only then if some outgoing arguments are passed on the stack. It would | |
1398 | be tempting to also check whether the stack arguments are passed by indirect | |
1399 | calls, but there seems to be no reason in principle why a post-reload pass | |
1400 | couldn't convert a direct call into an indirect one. */ | |
1401 | #define CALLER_INTERWORKING_SLOT_SIZE \ | |
1402 | (TARGET_CALLER_INTERWORKING \ | |
38173d38 | 1403 | && crtl->outgoing_args_size != 0 \ |
a2503645 RS |
1404 | ? UNITS_PER_WORD : 0) |
1405 | ||
35d965d5 RS |
1406 | /* Offset within stack frame to start allocating local variables at. |
1407 | If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
1408 | first local allocated. Otherwise, it is the offset to the BEGINNING | |
1409 | of the first local allocated. */ | |
1410 | #define STARTING_FRAME_OFFSET 0 | |
1411 | ||
1412 | /* If we generate an insn to push BYTES bytes, | |
1413 | this says how many the stack pointer really advances by. */ | |
d5b7b3ae | 1414 | /* The push insns do not do this rounding implicitly. |
d6b4baa4 | 1415 | So don't define this. */ |
0c2ca901 | 1416 | /* #define PUSH_ROUNDING(NPUSHED) ROUND_UP_WORD (NPUSHED) */ |
18543a22 ILT |
1417 | |
1418 | /* Define this if the maximum size of all the outgoing args is to be | |
1419 | accumulated and pushed during the prologue. The amount can be | |
38173d38 | 1420 | found in the variable crtl->outgoing_args_size. */ |
6cfc7210 | 1421 | #define ACCUMULATE_OUTGOING_ARGS 1 |
35d965d5 RS |
1422 | |
1423 | /* Offset of first parameter from the argument pointer register value. */ | |
d5b7b3ae | 1424 | #define FIRST_PARM_OFFSET(FNDECL) (TARGET_ARM ? 4 : 0) |
35d965d5 | 1425 | |
9f7bf991 RE |
1426 | /* Amount of memory needed for an untyped call to save all possible return |
1427 | registers. */ | |
1428 | #define APPLY_RESULT_SIZE arm_apply_result_size() | |
1429 | ||
11c1a207 RE |
1430 | /* Define DEFAULT_PCC_STRUCT_RETURN to 1 if all structure and union return |
1431 | values must be in memory. On the ARM, they need only do so if larger | |
d6b4baa4 | 1432 | than a word, or if they contain elements offset from zero in the struct. */ |
11c1a207 RE |
1433 | #define DEFAULT_PCC_STRUCT_RETURN 0 |
1434 | ||
6d3d9133 | 1435 | /* These bits describe the different types of function supported |
112cdef5 | 1436 | by the ARM backend. They are exclusive. i.e. a function cannot be both a |
6d3d9133 NC |
1437 | normal function and an interworked function, for example. Knowing the |
1438 | type of a function is important for determining its prologue and | |
1439 | epilogue sequences. | |
1440 | Note value 7 is currently unassigned. Also note that the interrupt | |
1441 | function types all have bit 2 set, so that they can be tested for easily. | |
1442 | Note that 0 is deliberately chosen for ARM_FT_UNKNOWN so that when the | |
4912a07c | 1443 | machine_function structure is initialized (to zero) func_type will |
6d3d9133 NC |
1444 | default to unknown. This will force the first use of arm_current_func_type |
1445 | to call arm_compute_func_type. */ | |
1446 | #define ARM_FT_UNKNOWN 0 /* Type has not yet been determined. */ | |
1447 | #define ARM_FT_NORMAL 1 /* Your normal, straightforward function. */ | |
1448 | #define ARM_FT_INTERWORKED 2 /* A function that supports interworking. */ | |
6d3d9133 NC |
1449 | #define ARM_FT_ISR 4 /* An interrupt service routine. */ |
1450 | #define ARM_FT_FIQ 5 /* A fast interrupt service routine. */ | |
1451 | #define ARM_FT_EXCEPTION 6 /* An ARM exception handler (subcase of ISR). */ | |
1452 | ||
1453 | #define ARM_FT_TYPE_MASK ((1 << 3) - 1) | |
1454 | ||
1455 | /* In addition functions can have several type modifiers, | |
1456 | outlined by these bit masks: */ | |
1457 | #define ARM_FT_INTERRUPT (1 << 2) /* Note overlap with FT_ISR and above. */ | |
1458 | #define ARM_FT_NAKED (1 << 3) /* No prologue or epilogue. */ | |
1459 | #define ARM_FT_VOLATILE (1 << 4) /* Does not return. */ | |
d6b4baa4 | 1460 | #define ARM_FT_NESTED (1 << 5) /* Embedded inside another func. */ |
5b3e6663 | 1461 | #define ARM_FT_STACKALIGN (1 << 6) /* Called with misaligned stack. */ |
6d3d9133 NC |
1462 | |
1463 | /* Some macros to test these flags. */ | |
1464 | #define ARM_FUNC_TYPE(t) (t & ARM_FT_TYPE_MASK) | |
1465 | #define IS_INTERRUPT(t) (t & ARM_FT_INTERRUPT) | |
1466 | #define IS_VOLATILE(t) (t & ARM_FT_VOLATILE) | |
1467 | #define IS_NAKED(t) (t & ARM_FT_NAKED) | |
1468 | #define IS_NESTED(t) (t & ARM_FT_NESTED) | |
5b3e6663 | 1469 | #define IS_STACKALIGN(t) (t & ARM_FT_STACKALIGN) |
6d3d9133 | 1470 | |
5848830f PB |
1471 | |
1472 | /* Structure used to hold the function stack frame layout. Offsets are | |
1473 | relative to the stack pointer on function entry. Positive offsets are | |
1474 | in the direction of stack growth. | |
1475 | Only soft_frame is used in thumb mode. */ | |
1476 | ||
d1b38208 | 1477 | typedef struct GTY(()) arm_stack_offsets |
5848830f PB |
1478 | { |
1479 | int saved_args; /* ARG_POINTER_REGNUM. */ | |
1480 | int frame; /* ARM_HARD_FRAME_POINTER_REGNUM. */ | |
1481 | int saved_regs; | |
1482 | int soft_frame; /* FRAME_POINTER_REGNUM. */ | |
2591db65 | 1483 | int locals_base; /* THUMB_HARD_FRAME_POINTER_REGNUM. */ |
5848830f | 1484 | int outgoing_args; /* STACK_POINTER_REGNUM. */ |
954954d1 | 1485 | unsigned int saved_regs_mask; |
5848830f PB |
1486 | } |
1487 | arm_stack_offsets; | |
1488 | ||
2c0122c9 | 1489 | #if !defined(GENERATOR_FILE) && !defined (USED_FOR_TARGET) |
6d3d9133 NC |
1490 | /* A C structure for machine-specific, per-function data. |
1491 | This is added to the cfun structure. */ | |
d1b38208 | 1492 | typedef struct GTY(()) machine_function |
d5b7b3ae | 1493 | { |
6bc82793 | 1494 | /* Additional stack adjustment in __builtin_eh_throw. */ |
e2500fed | 1495 | rtx eh_epilogue_sp_ofs; |
d5b7b3ae RE |
1496 | /* Records if LR has to be saved for far jumps. */ |
1497 | int far_jump_used; | |
1498 | /* Records if ARG_POINTER was ever live. */ | |
1499 | int arg_pointer_live; | |
6f7ebcbb NC |
1500 | /* Records if the save of LR has been eliminated. */ |
1501 | int lr_save_eliminated; | |
0977774b | 1502 | /* The size of the stack frame. Only valid after reload. */ |
5848830f | 1503 | arm_stack_offsets stack_offsets; |
6d3d9133 NC |
1504 | /* Records the type of the current function. */ |
1505 | unsigned long func_type; | |
3cb66fd7 NC |
1506 | /* Record if the function has a variable argument list. */ |
1507 | int uses_anonymous_args; | |
5a9335ef NC |
1508 | /* Records if sibcalls are blocked because an argument |
1509 | register is needed to preserve stack alignment. */ | |
1510 | int sibcall_blocked; | |
020a4035 RE |
1511 | /* The PIC register for this function. This might be a pseudo. */ |
1512 | rtx pic_reg; | |
b12a00f1 | 1513 | /* Labels for per-function Thumb call-via stubs. One per potential calling |
57ecec57 PB |
1514 | register. We can never call via LR or PC. We can call via SP if a |
1515 | trampoline happens to be on the top of the stack. */ | |
1516 | rtx call_via[14]; | |
934c2060 RR |
1517 | /* Set to 1 when a return insn is output, this means that the epilogue |
1518 | is not needed. */ | |
1519 | int return_used_this_function; | |
906668bb BS |
1520 | /* When outputting Thumb-1 code, record the last insn that provides |
1521 | information about condition codes, and the comparison operands. */ | |
1522 | rtx thumb1_cc_insn; | |
1523 | rtx thumb1_cc_op0; | |
1524 | rtx thumb1_cc_op1; | |
1525 | /* Also record the CC mode that is supported. */ | |
ef4bddc2 | 1526 | machine_mode thumb1_cc_mode; |
b0419491 TG |
1527 | /* Set to 1 after arm_reorg has started. */ |
1528 | int after_arm_reorg; | |
6d3d9133 NC |
1529 | } |
1530 | machine_function; | |
906668bb | 1531 | #endif |
d5b7b3ae | 1532 | |
b12a00f1 | 1533 | /* As in the machine_function, a global set of call-via labels, for code |
d6b5193b | 1534 | that is in text_section. */ |
57ecec57 | 1535 | extern GTY(()) rtx thumb_call_via_label[14]; |
b12a00f1 | 1536 | |
390b17c2 RE |
1537 | /* The number of potential ways of assigning to a co-processor. */ |
1538 | #define ARM_NUM_COPROC_SLOTS 1 | |
1539 | ||
1540 | /* Enumeration of procedure calling standard variants. We don't really | |
1541 | support all of these yet. */ | |
1542 | enum arm_pcs | |
1543 | { | |
1544 | ARM_PCS_AAPCS, /* Base standard AAPCS. */ | |
1545 | ARM_PCS_AAPCS_VFP, /* Use VFP registers for floating point values. */ | |
1546 | ARM_PCS_AAPCS_IWMMXT, /* Use iWMMXT registers for vectors. */ | |
1547 | /* This must be the last AAPCS variant. */ | |
1548 | ARM_PCS_AAPCS_LOCAL, /* Private call within this compilation unit. */ | |
1549 | ARM_PCS_ATPCS, /* ATPCS. */ | |
1550 | ARM_PCS_APCS, /* APCS (legacy Linux etc). */ | |
1551 | ARM_PCS_UNKNOWN | |
1552 | }; | |
1553 | ||
12ffc7d5 CLT |
1554 | /* Default procedure calling standard of current compilation unit. */ |
1555 | extern enum arm_pcs arm_pcs_default; | |
1556 | ||
2c0122c9 | 1557 | #if !defined (USED_FOR_TARGET) |
82e9d970 | 1558 | /* A C type for declaring a variable that is used as the first argument of |
390b17c2 | 1559 | `FUNCTION_ARG' and other related values. */ |
82e9d970 PB |
1560 | typedef struct |
1561 | { | |
d5b7b3ae | 1562 | /* This is the number of registers of arguments scanned so far. */ |
82e9d970 | 1563 | int nregs; |
5a9335ef NC |
1564 | /* This is the number of iWMMXt register arguments scanned so far. */ |
1565 | int iwmmxt_nregs; | |
1566 | int named_count; | |
1567 | int nargs; | |
390b17c2 RE |
1568 | /* Which procedure call variant to use for this call. */ |
1569 | enum arm_pcs pcs_variant; | |
1570 | ||
1571 | /* AAPCS related state tracking. */ | |
1572 | int aapcs_arg_processed; /* No need to lay out this argument again. */ | |
1573 | int aapcs_cprc_slot; /* Index of co-processor rules to handle | |
1574 | this argument, or -1 if using core | |
1575 | registers. */ | |
1576 | int aapcs_ncrn; | |
1577 | int aapcs_next_ncrn; | |
1578 | rtx aapcs_reg; /* Register assigned to this argument. */ | |
1579 | int aapcs_partial; /* How many bytes are passed in regs (if | |
1580 | split between core regs and stack. | |
1581 | Zero otherwise. */ | |
1582 | int aapcs_cprc_failed[ARM_NUM_COPROC_SLOTS]; | |
1583 | int can_split; /* Argument can be split between core regs | |
1584 | and the stack. */ | |
1585 | /* Private data for tracking VFP register allocation */ | |
1586 | unsigned aapcs_vfp_regs_free; | |
1587 | unsigned aapcs_vfp_reg_alloc; | |
1588 | int aapcs_vfp_rcount; | |
46107b99 | 1589 | MACHMODE aapcs_vfp_rmode; |
d5b7b3ae | 1590 | } CUMULATIVE_ARGS; |
2c0122c9 | 1591 | #endif |
82e9d970 | 1592 | |
866af8a9 JB |
1593 | #define FUNCTION_ARG_PADDING(MODE, TYPE) \ |
1594 | (arm_pad_arg_upward (MODE, TYPE) ? upward : downward) | |
1595 | ||
1596 | #define BLOCK_REG_PADDING(MODE, TYPE, FIRST) \ | |
1597 | (arm_pad_reg_upward (MODE, TYPE, FIRST) ? upward : downward) | |
1598 | ||
1599 | /* For AAPCS, padding should never be below the argument. For other ABIs, | |
1600 | * mimic the default. */ | |
1601 | #define PAD_VARARGS_DOWN \ | |
1602 | ((TARGET_AAPCS_BASED) ? 0 : BYTES_BIG_ENDIAN) | |
1603 | ||
35d965d5 RS |
1604 | /* Initialize a variable CUM of type CUMULATIVE_ARGS |
1605 | for a call to a function whose data type is FNTYPE. | |
1606 | For a library call, FNTYPE is 0. | |
1607 | On the ARM, the offset starts at 0. */ | |
0f6937fe | 1608 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \ |
563a317a | 1609 | arm_init_cumulative_args (&(CUM), (FNTYPE), (LIBNAME), (FNDECL)) |
35d965d5 | 1610 | |
35d965d5 RS |
1611 | /* 1 if N is a possible register number for function argument passing. |
1612 | On the ARM, r0-r3 are used to pass args. */ | |
390b17c2 RE |
1613 | #define FUNCTION_ARG_REGNO_P(REGNO) \ |
1614 | (IN_RANGE ((REGNO), 0, 3) \ | |
1615 | || (TARGET_AAPCS_BASED && TARGET_VFP && TARGET_HARD_FLOAT \ | |
1616 | && IN_RANGE ((REGNO), FIRST_VFP_REGNUM, FIRST_VFP_REGNUM + 15)) \ | |
1617 | || (TARGET_IWMMXT_ABI \ | |
5848830f | 1618 | && IN_RANGE ((REGNO), FIRST_IWMMXT_REGNUM, FIRST_IWMMXT_REGNUM + 9))) |
35d965d5 | 1619 | |
f99fce0c | 1620 | \f |
afef3d7a | 1621 | /* If your target environment doesn't prefix user functions with an |
96a3900d | 1622 | underscore, you may wish to re-define this to prevent any conflicts. */ |
afef3d7a NC |
1623 | #ifndef ARM_MCOUNT_NAME |
1624 | #define ARM_MCOUNT_NAME "*mcount" | |
1625 | #endif | |
1626 | ||
1627 | /* Call the function profiler with a given profile label. The Acorn | |
1628 | compiler puts this BEFORE the prolog but gcc puts it afterwards. | |
1629 | On the ARM the full profile code will look like: | |
1630 | .data | |
1631 | LP1 | |
1632 | .word 0 | |
1633 | .text | |
1634 | mov ip, lr | |
1635 | bl mcount | |
1636 | .word LP1 | |
1637 | ||
1638 | profile_function() in final.c outputs the .data section, FUNCTION_PROFILER | |
1639 | will output the .text section. | |
1640 | ||
1641 | The ``mov ip,lr'' seems like a good idea to stick with cc convention. | |
59be6073 AN |
1642 | ``prof'' doesn't seem to mind about this! |
1643 | ||
1644 | Note - this version of the code is designed to work in both ARM and | |
1645 | Thumb modes. */ | |
be393ecf | 1646 | #ifndef ARM_FUNCTION_PROFILER |
d5b7b3ae | 1647 | #define ARM_FUNCTION_PROFILER(STREAM, LABELNO) \ |
6cfc7210 NC |
1648 | { \ |
1649 | char temp[20]; \ | |
1650 | rtx sym; \ | |
1651 | \ | |
dd18ae56 | 1652 | asm_fprintf (STREAM, "\tmov\t%r, %r\n\tbl\t", \ |
d5b7b3ae | 1653 | IP_REGNUM, LR_REGNUM); \ |
6cfc7210 NC |
1654 | assemble_name (STREAM, ARM_MCOUNT_NAME); \ |
1655 | fputc ('\n', STREAM); \ | |
1656 | ASM_GENERATE_INTERNAL_LABEL (temp, "LP", LABELNO); \ | |
f1c25d3b | 1657 | sym = gen_rtx_SYMBOL_REF (Pmode, temp); \ |
301d03af | 1658 | assemble_aligned_integer (UNITS_PER_WORD, sym); \ |
35d965d5 | 1659 | } |
be393ecf | 1660 | #endif |
35d965d5 | 1661 | |
59be6073 | 1662 | #ifdef THUMB_FUNCTION_PROFILER |
d5b7b3ae RE |
1663 | #define FUNCTION_PROFILER(STREAM, LABELNO) \ |
1664 | if (TARGET_ARM) \ | |
1665 | ARM_FUNCTION_PROFILER (STREAM, LABELNO) \ | |
1666 | else \ | |
1667 | THUMB_FUNCTION_PROFILER (STREAM, LABELNO) | |
59be6073 AN |
1668 | #else |
1669 | #define FUNCTION_PROFILER(STREAM, LABELNO) \ | |
1670 | ARM_FUNCTION_PROFILER (STREAM, LABELNO) | |
1671 | #endif | |
d5b7b3ae | 1672 | |
35d965d5 RS |
1673 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, |
1674 | the stack pointer does not matter. The value is tested only in | |
1675 | functions that have frame pointers. | |
1676 | No definition is equivalent to always zero. | |
1677 | ||
1678 | On the ARM, the function epilogue recovers the stack pointer from the | |
1679 | frame. */ | |
1680 | #define EXIT_IGNORE_STACK 1 | |
1681 | ||
2b261262 | 1682 | #define EPILOGUE_USES(REGNO) (epilogue_completed && (REGNO) == LR_REGNUM) |
c7861455 | 1683 | |
35d965d5 RS |
1684 | /* Determine if the epilogue should be output as RTL. |
1685 | You should override this if you define FUNCTION_EXTRA_EPILOGUE. */ | |
d5b7b3ae | 1686 | #define USE_RETURN_INSN(ISCOND) \ |
7c19c715 | 1687 | (TARGET_32BIT ? use_return_insn (ISCOND, NULL) : 0) |
ff9940b0 RE |
1688 | |
1689 | /* Definitions for register eliminations. | |
1690 | ||
1691 | This is an array of structures. Each structure initializes one pair | |
1692 | of eliminable registers. The "from" register number is given first, | |
1693 | followed by "to". Eliminations of the same "from" register are listed | |
1694 | in order of preference. | |
1695 | ||
1696 | We have two registers that can be eliminated on the ARM. First, the | |
1697 | arg pointer register can often be eliminated in favor of the stack | |
1698 | pointer register. Secondly, the pseudo frame pointer register can always | |
1699 | be eliminated; it is replaced with either the stack or the real frame | |
d5b7b3ae | 1700 | pointer. Note we have to use {ARM|THUMB}_HARD_FRAME_POINTER_REGNUM |
d6a7951f | 1701 | because the definition of HARD_FRAME_POINTER_REGNUM is not a constant. */ |
ff9940b0 | 1702 | |
d5b7b3ae RE |
1703 | #define ELIMINABLE_REGS \ |
1704 | {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM },\ | |
1705 | { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM },\ | |
1706 | { ARG_POINTER_REGNUM, ARM_HARD_FRAME_POINTER_REGNUM },\ | |
1707 | { ARG_POINTER_REGNUM, THUMB_HARD_FRAME_POINTER_REGNUM },\ | |
1708 | { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM },\ | |
1709 | { FRAME_POINTER_REGNUM, ARM_HARD_FRAME_POINTER_REGNUM },\ | |
1710 | { FRAME_POINTER_REGNUM, THUMB_HARD_FRAME_POINTER_REGNUM }} | |
ff9940b0 | 1711 | |
d5b7b3ae RE |
1712 | /* Define the offset between two registers, one to be eliminated, and the |
1713 | other its replacement, at the start of a routine. */ | |
d5b7b3ae RE |
1714 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ |
1715 | if (TARGET_ARM) \ | |
5848830f | 1716 | (OFFSET) = arm_compute_initial_elimination_offset (FROM, TO); \ |
d5b7b3ae | 1717 | else \ |
5848830f PB |
1718 | (OFFSET) = thumb_compute_initial_elimination_offset (FROM, TO) |
1719 | ||
d5b7b3ae RE |
1720 | /* Special case handling of the location of arguments passed on the stack. */ |
1721 | #define DEBUGGER_ARG_OFFSET(value, addr) value ? value : arm_debugger_arg_offset (value, addr) | |
f676971a | 1722 | |
d5b7b3ae RE |
1723 | /* Initialize data used by insn expanders. This is called from insn_emit, |
1724 | once for every function before code is generated. */ | |
1725 | #define INIT_EXPANDERS arm_init_expanders () | |
1726 | ||
35d965d5 | 1727 | /* Length in units of the trampoline for entering a nested function. */ |
5b3e6663 | 1728 | #define TRAMPOLINE_SIZE (TARGET_32BIT ? 16 : 20) |
35d965d5 | 1729 | |
006946e4 JM |
1730 | /* Alignment required for a trampoline in bits. */ |
1731 | #define TRAMPOLINE_ALIGNMENT 32 | |
35d965d5 RS |
1732 | \f |
1733 | /* Addressing modes, and classification of registers for them. */ | |
3cd45774 | 1734 | #define HAVE_POST_INCREMENT 1 |
5b3e6663 PB |
1735 | #define HAVE_PRE_INCREMENT TARGET_32BIT |
1736 | #define HAVE_POST_DECREMENT TARGET_32BIT | |
1737 | #define HAVE_PRE_DECREMENT TARGET_32BIT | |
1738 | #define HAVE_PRE_MODIFY_DISP TARGET_32BIT | |
1739 | #define HAVE_POST_MODIFY_DISP TARGET_32BIT | |
1740 | #define HAVE_PRE_MODIFY_REG TARGET_32BIT | |
1741 | #define HAVE_POST_MODIFY_REG TARGET_32BIT | |
35d965d5 | 1742 | |
8875e939 RR |
1743 | enum arm_auto_incmodes |
1744 | { | |
1745 | ARM_POST_INC, | |
1746 | ARM_PRE_INC, | |
1747 | ARM_POST_DEC, | |
1748 | ARM_PRE_DEC | |
1749 | }; | |
1750 | ||
1751 | #define ARM_AUTOINC_VALID_FOR_MODE_P(mode, code) \ | |
1752 | (TARGET_32BIT && arm_autoinc_modes_ok_p (mode, code)) | |
1753 | #define USE_LOAD_POST_INCREMENT(mode) \ | |
1754 | ARM_AUTOINC_VALID_FOR_MODE_P(mode, ARM_POST_INC) | |
1755 | #define USE_LOAD_PRE_INCREMENT(mode) \ | |
1756 | ARM_AUTOINC_VALID_FOR_MODE_P(mode, ARM_PRE_INC) | |
1757 | #define USE_LOAD_POST_DECREMENT(mode) \ | |
1758 | ARM_AUTOINC_VALID_FOR_MODE_P(mode, ARM_POST_DEC) | |
1759 | #define USE_LOAD_PRE_DECREMENT(mode) \ | |
1760 | ARM_AUTOINC_VALID_FOR_MODE_P(mode, ARM_PRE_DEC) | |
1761 | ||
1762 | #define USE_STORE_PRE_DECREMENT(mode) USE_LOAD_PRE_DECREMENT(mode) | |
1763 | #define USE_STORE_PRE_INCREMENT(mode) USE_LOAD_PRE_INCREMENT(mode) | |
1764 | #define USE_STORE_POST_DECREMENT(mode) USE_LOAD_POST_DECREMENT(mode) | |
1765 | #define USE_STORE_POST_INCREMENT(mode) USE_LOAD_POST_INCREMENT(mode) | |
1766 | ||
35d965d5 RS |
1767 | /* Macros to check register numbers against specific register classes. */ |
1768 | ||
1769 | /* These assume that REGNO is a hard or pseudo reg number. | |
1770 | They give nonzero only if REGNO is a hard reg of the suitable class | |
1771 | or a pseudo reg currently allocated to a suitable hard reg. | |
1772 | Since they use reg_renumber, they are safe only once reg_renumber | |
aeb9f7cf SB |
1773 | has been allocated, which happens in reginfo.c during register |
1774 | allocation. */ | |
d5b7b3ae RE |
1775 | #define TEST_REGNO(R, TEST, VALUE) \ |
1776 | ((R TEST VALUE) || ((unsigned) reg_renumber[R] TEST VALUE)) | |
1777 | ||
5b3e6663 | 1778 | /* Don't allow the pc to be used. */ |
f1008e52 RE |
1779 | #define ARM_REGNO_OK_FOR_BASE_P(REGNO) \ |
1780 | (TEST_REGNO (REGNO, <, PC_REGNUM) \ | |
1781 | || TEST_REGNO (REGNO, ==, FRAME_POINTER_REGNUM) \ | |
1782 | || TEST_REGNO (REGNO, ==, ARG_POINTER_REGNUM)) | |
1783 | ||
5b3e6663 | 1784 | #define THUMB1_REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \ |
f1008e52 RE |
1785 | (TEST_REGNO (REGNO, <=, LAST_LO_REGNUM) \ |
1786 | || (GET_MODE_SIZE (MODE) >= 4 \ | |
1787 | && TEST_REGNO (REGNO, ==, STACK_POINTER_REGNUM))) | |
1788 | ||
1789 | #define REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \ | |
5b3e6663 PB |
1790 | (TARGET_THUMB1 \ |
1791 | ? THUMB1_REGNO_MODE_OK_FOR_BASE_P (REGNO, MODE) \ | |
f1008e52 RE |
1792 | : ARM_REGNO_OK_FOR_BASE_P (REGNO)) |
1793 | ||
888d2cd6 DJ |
1794 | /* Nonzero if X can be the base register in a reg+reg addressing mode. |
1795 | For Thumb, we can not use SP + reg, so reject SP. */ | |
1796 | #define REGNO_MODE_OK_FOR_REG_BASE_P(X, MODE) \ | |
f5c630c3 | 1797 | REGNO_MODE_OK_FOR_BASE_P (X, QImode) |
888d2cd6 | 1798 | |
f1008e52 RE |
1799 | /* For ARM code, we don't care about the mode, but for Thumb, the index |
1800 | must be suitable for use in a QImode load. */ | |
d5b7b3ae | 1801 | #define REGNO_OK_FOR_INDEX_P(REGNO) \ |
f5c630c3 PB |
1802 | (REGNO_MODE_OK_FOR_BASE_P (REGNO, QImode) \ |
1803 | && !TEST_REGNO (REGNO, ==, STACK_POINTER_REGNUM)) | |
35d965d5 RS |
1804 | |
1805 | /* Maximum number of registers that can appear in a valid memory address. | |
d6b4baa4 | 1806 | Shifts in addresses can't be by a register. */ |
ff9940b0 | 1807 | #define MAX_REGS_PER_ADDRESS 2 |
35d965d5 RS |
1808 | |
1809 | /* Recognize any constant value that is a valid address. */ | |
1810 | /* XXX We can address any constant, eventually... */ | |
5b3e6663 | 1811 | /* ??? Should the TARGET_ARM here also apply to thumb2? */ |
008cf58a RE |
1812 | #define CONSTANT_ADDRESS_P(X) \ |
1813 | (GET_CODE (X) == SYMBOL_REF \ | |
1814 | && (CONSTANT_POOL_ADDRESS_P (X) \ | |
d5b7b3ae | 1815 | || (TARGET_ARM && optimize > 0 && SYMBOL_REF_FLAG (X)))) |
35d965d5 | 1816 | |
8426b956 RS |
1817 | /* True if SYMBOL + OFFSET constants must refer to something within |
1818 | SYMBOL's section. */ | |
1819 | #define ARM_OFFSETS_MUST_BE_WITHIN_SECTIONS_P 0 | |
1820 | ||
571191af PB |
1821 | /* Nonzero if all target requires all absolute relocations be R_ARM_ABS32. */ |
1822 | #ifndef TARGET_DEFAULT_WORD_RELOCATIONS | |
1823 | #define TARGET_DEFAULT_WORD_RELOCATIONS 0 | |
1824 | #endif | |
1825 | ||
c27ba912 DM |
1826 | #ifndef SUBTARGET_NAME_ENCODING_LENGTHS |
1827 | #define SUBTARGET_NAME_ENCODING_LENGTHS | |
1828 | #endif | |
1829 | ||
6bc82793 | 1830 | /* This is a C fragment for the inside of a switch statement. |
c27ba912 DM |
1831 | Each case label should return the number of characters to |
1832 | be stripped from the start of a function's name, if that | |
1833 | name starts with the indicated character. */ | |
1834 | #define ARM_NAME_ENCODING_LENGTHS \ | |
00fdafef | 1835 | case '*': return 1; \ |
f676971a | 1836 | SUBTARGET_NAME_ENCODING_LENGTHS |
c27ba912 | 1837 | |
c27ba912 DM |
1838 | /* This is how to output a reference to a user-level label named NAME. |
1839 | `assemble_name' uses this. */ | |
e5951263 | 1840 | #undef ASM_OUTPUT_LABELREF |
c27ba912 | 1841 | #define ASM_OUTPUT_LABELREF(FILE, NAME) \ |
e1944073 | 1842 | arm_asm_output_labelref (FILE, NAME) |
c27ba912 | 1843 | |
7a085dce | 1844 | /* Output IT instructions for conditionally executed Thumb-2 instructions. */ |
5b3e6663 PB |
1845 | #define ASM_OUTPUT_OPCODE(STREAM, PTR) \ |
1846 | if (TARGET_THUMB2) \ | |
1847 | thumb2_asm_output_opcode (STREAM); | |
1848 | ||
7abc66b1 JB |
1849 | /* The EABI specifies that constructors should go in .init_array. |
1850 | Other targets use .ctors for compatibility. */ | |
88c6057f | 1851 | #ifndef ARM_EABI_CTORS_SECTION_OP |
7abc66b1 JB |
1852 | #define ARM_EABI_CTORS_SECTION_OP \ |
1853 | "\t.section\t.init_array,\"aw\",%init_array" | |
88c6057f MM |
1854 | #endif |
1855 | #ifndef ARM_EABI_DTORS_SECTION_OP | |
7abc66b1 JB |
1856 | #define ARM_EABI_DTORS_SECTION_OP \ |
1857 | "\t.section\t.fini_array,\"aw\",%fini_array" | |
88c6057f | 1858 | #endif |
7abc66b1 JB |
1859 | #define ARM_CTORS_SECTION_OP \ |
1860 | "\t.section\t.ctors,\"aw\",%progbits" | |
1861 | #define ARM_DTORS_SECTION_OP \ | |
1862 | "\t.section\t.dtors,\"aw\",%progbits" | |
1863 | ||
1864 | /* Define CTORS_SECTION_ASM_OP. */ | |
1865 | #undef CTORS_SECTION_ASM_OP | |
1866 | #undef DTORS_SECTION_ASM_OP | |
1867 | #ifndef IN_LIBGCC2 | |
1868 | # define CTORS_SECTION_ASM_OP \ | |
1869 | (TARGET_AAPCS_BASED ? ARM_EABI_CTORS_SECTION_OP : ARM_CTORS_SECTION_OP) | |
1870 | # define DTORS_SECTION_ASM_OP \ | |
1871 | (TARGET_AAPCS_BASED ? ARM_EABI_DTORS_SECTION_OP : ARM_DTORS_SECTION_OP) | |
1872 | #else /* !defined (IN_LIBGCC2) */ | |
1873 | /* In libgcc, CTORS_SECTION_ASM_OP must be a compile-time constant, | |
1874 | so we cannot use the definition above. */ | |
1875 | # ifdef __ARM_EABI__ | |
1876 | /* The .ctors section is not part of the EABI, so we do not define | |
1877 | CTORS_SECTION_ASM_OP when in libgcc; that prevents crtstuff | |
1878 | from trying to use it. We do define it when doing normal | |
1879 | compilation, as .init_array can be used instead of .ctors. */ | |
1880 | /* There is no need to emit begin or end markers when using | |
1881 | init_array; the dynamic linker will compute the size of the | |
1882 | array itself based on special symbols created by the static | |
1883 | linker. However, we do need to arrange to set up | |
1884 | exception-handling here. */ | |
1885 | # define CTOR_LIST_BEGIN asm (ARM_EABI_CTORS_SECTION_OP) | |
1886 | # define CTOR_LIST_END /* empty */ | |
1887 | # define DTOR_LIST_BEGIN asm (ARM_EABI_DTORS_SECTION_OP) | |
1888 | # define DTOR_LIST_END /* empty */ | |
1889 | # else /* !defined (__ARM_EABI__) */ | |
1890 | # define CTORS_SECTION_ASM_OP ARM_CTORS_SECTION_OP | |
1891 | # define DTORS_SECTION_ASM_OP ARM_DTORS_SECTION_OP | |
1892 | # endif /* !defined (__ARM_EABI__) */ | |
1893 | #endif /* !defined (IN_LIBCC2) */ | |
1894 | ||
1e731102 MM |
1895 | /* True if the operating system can merge entities with vague linkage |
1896 | (e.g., symbols in COMDAT group) during dynamic linking. */ | |
1897 | #ifndef TARGET_ARM_DYNAMIC_VAGUE_LINKAGE_P | |
1898 | #define TARGET_ARM_DYNAMIC_VAGUE_LINKAGE_P true | |
1899 | #endif | |
1900 | ||
617a1b71 PB |
1901 | #define ARM_OUTPUT_FN_UNWIND(F, PROLOGUE) arm_output_fn_unwind (F, PROLOGUE) |
1902 | ||
35d965d5 RS |
1903 | /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx |
1904 | and check its validity for a certain class. | |
1905 | We have two alternate definitions for each of them. | |
1906 | The usual definition accepts all pseudo regs; the other rejects | |
1907 | them unless they have been allocated suitable hard regs. | |
5b3e6663 | 1908 | The symbol REG_OK_STRICT causes the latter definition to be used. |
7a085dce | 1909 | Thumb-2 has the same restrictions as arm. */ |
35d965d5 | 1910 | #ifndef REG_OK_STRICT |
ff9940b0 | 1911 | |
f1008e52 RE |
1912 | #define ARM_REG_OK_FOR_BASE_P(X) \ |
1913 | (REGNO (X) <= LAST_ARM_REGNUM \ | |
1914 | || REGNO (X) >= FIRST_PSEUDO_REGISTER \ | |
1915 | || REGNO (X) == FRAME_POINTER_REGNUM \ | |
1916 | || REGNO (X) == ARG_POINTER_REGNUM) | |
ff9940b0 | 1917 | |
f5c630c3 PB |
1918 | #define ARM_REG_OK_FOR_INDEX_P(X) \ |
1919 | ((REGNO (X) <= LAST_ARM_REGNUM \ | |
1920 | && REGNO (X) != STACK_POINTER_REGNUM) \ | |
1921 | || REGNO (X) >= FIRST_PSEUDO_REGISTER \ | |
1922 | || REGNO (X) == FRAME_POINTER_REGNUM \ | |
1923 | || REGNO (X) == ARG_POINTER_REGNUM) | |
1924 | ||
5b3e6663 | 1925 | #define THUMB1_REG_MODE_OK_FOR_BASE_P(X, MODE) \ |
f1008e52 RE |
1926 | (REGNO (X) <= LAST_LO_REGNUM \ |
1927 | || REGNO (X) >= FIRST_PSEUDO_REGISTER \ | |
1928 | || (GET_MODE_SIZE (MODE) >= 4 \ | |
1929 | && (REGNO (X) == STACK_POINTER_REGNUM \ | |
1930 | || (X) == hard_frame_pointer_rtx \ | |
1931 | || (X) == arg_pointer_rtx))) | |
ff9940b0 | 1932 | |
76a318e9 RE |
1933 | #define REG_STRICT_P 0 |
1934 | ||
d5b7b3ae | 1935 | #else /* REG_OK_STRICT */ |
ff9940b0 | 1936 | |
f1008e52 RE |
1937 | #define ARM_REG_OK_FOR_BASE_P(X) \ |
1938 | ARM_REGNO_OK_FOR_BASE_P (REGNO (X)) | |
ff9940b0 | 1939 | |
f5c630c3 PB |
1940 | #define ARM_REG_OK_FOR_INDEX_P(X) \ |
1941 | ARM_REGNO_OK_FOR_INDEX_P (REGNO (X)) | |
1942 | ||
5b3e6663 PB |
1943 | #define THUMB1_REG_MODE_OK_FOR_BASE_P(X, MODE) \ |
1944 | THUMB1_REGNO_MODE_OK_FOR_BASE_P (REGNO (X), MODE) | |
ff9940b0 | 1945 | |
76a318e9 RE |
1946 | #define REG_STRICT_P 1 |
1947 | ||
d5b7b3ae | 1948 | #endif /* REG_OK_STRICT */ |
f1008e52 RE |
1949 | |
1950 | /* Now define some helpers in terms of the above. */ | |
1951 | ||
1952 | #define REG_MODE_OK_FOR_BASE_P(X, MODE) \ | |
5b3e6663 PB |
1953 | (TARGET_THUMB1 \ |
1954 | ? THUMB1_REG_MODE_OK_FOR_BASE_P (X, MODE) \ | |
f1008e52 RE |
1955 | : ARM_REG_OK_FOR_BASE_P (X)) |
1956 | ||
5b3e6663 | 1957 | /* For 16-bit Thumb, a valid index register is anything that can be used in |
f1008e52 | 1958 | a byte load instruction. */ |
5b3e6663 PB |
1959 | #define THUMB1_REG_OK_FOR_INDEX_P(X) \ |
1960 | THUMB1_REG_MODE_OK_FOR_BASE_P (X, QImode) | |
f1008e52 RE |
1961 | |
1962 | /* Nonzero if X is a hard reg that can be used as an index | |
1963 | or if it is a pseudo reg. On the Thumb, the stack pointer | |
1964 | is not suitable. */ | |
1965 | #define REG_OK_FOR_INDEX_P(X) \ | |
5b3e6663 PB |
1966 | (TARGET_THUMB1 \ |
1967 | ? THUMB1_REG_OK_FOR_INDEX_P (X) \ | |
f1008e52 RE |
1968 | : ARM_REG_OK_FOR_INDEX_P (X)) |
1969 | ||
888d2cd6 DJ |
1970 | /* Nonzero if X can be the base register in a reg+reg addressing mode. |
1971 | For Thumb, we can not use SP + reg, so reject SP. */ | |
1972 | #define REG_MODE_OK_FOR_REG_BASE_P(X, MODE) \ | |
1973 | REG_OK_FOR_INDEX_P (X) | |
35d965d5 | 1974 | \f |
f1008e52 | 1975 | #define ARM_BASE_REGISTER_RTX_P(X) \ |
d435a4be | 1976 | (REG_P (X) && ARM_REG_OK_FOR_BASE_P (X)) |
35d965d5 | 1977 | |
f1008e52 | 1978 | #define ARM_INDEX_REGISTER_RTX_P(X) \ |
d435a4be | 1979 | (REG_P (X) && ARM_REG_OK_FOR_INDEX_P (X)) |
35d965d5 | 1980 | \f |
35d965d5 RS |
1981 | /* Specify the machine mode that this machine uses |
1982 | for the index in the tablejump instruction. */ | |
d5b7b3ae | 1983 | #define CASE_VECTOR_MODE Pmode |
35d965d5 | 1984 | |
907dd0c7 | 1985 | #define CASE_VECTOR_PC_RELATIVE (TARGET_THUMB2 \ |
83c3a2d8 | 1986 | || (TARGET_THUMB1 \ |
907dd0c7 RE |
1987 | && (optimize_size || flag_pic))) |
1988 | ||
1989 | #define CASE_VECTOR_SHORTEN_MODE(min, max, body) \ | |
83c3a2d8 | 1990 | (TARGET_THUMB1 \ |
907dd0c7 RE |
1991 | ? (min >= 0 && max < 512 \ |
1992 | ? (ADDR_DIFF_VEC_FLAGS (body).offset_unsigned = 1, QImode) \ | |
1993 | : min >= -256 && max < 256 \ | |
1994 | ? (ADDR_DIFF_VEC_FLAGS (body).offset_unsigned = 0, QImode) \ | |
1995 | : min >= 0 && max < 8192 \ | |
1996 | ? (ADDR_DIFF_VEC_FLAGS (body).offset_unsigned = 1, HImode) \ | |
1997 | : min >= -4096 && max < 4096 \ | |
1998 | ? (ADDR_DIFF_VEC_FLAGS (body).offset_unsigned = 0, HImode) \ | |
1999 | : SImode) \ | |
10c241af | 2000 | : ((min < 0 || max >= 0x20000 || !TARGET_THUMB2) ? SImode \ |
907dd0c7 RE |
2001 | : (max >= 0x200) ? HImode \ |
2002 | : QImode)) | |
5b3e6663 | 2003 | |
ff9940b0 RE |
2004 | /* signed 'char' is most compatible, but RISC OS wants it unsigned. |
2005 | unsigned is probably best, but may break some code. */ | |
2006 | #ifndef DEFAULT_SIGNED_CHAR | |
3967692c | 2007 | #define DEFAULT_SIGNED_CHAR 0 |
35d965d5 RS |
2008 | #endif |
2009 | ||
35d965d5 | 2010 | /* Max number of bytes we can move from memory to memory |
d17ce9af TG |
2011 | in one reasonably fast instruction. */ |
2012 | #define MOVE_MAX 4 | |
35d965d5 | 2013 | |
d19fb8e3 | 2014 | #undef MOVE_RATIO |
e04ad03d | 2015 | #define MOVE_RATIO(speed) (arm_tune_xscale ? 4 : 2) |
d19fb8e3 | 2016 | |
ff9940b0 RE |
2017 | /* Define if operations between registers always perform the operation |
2018 | on the full register even if a narrower mode is specified. */ | |
2019 | #define WORD_REGISTER_OPERATIONS | |
2020 | ||
2021 | /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD | |
2022 | will either zero-extend or sign-extend. The value of this macro should | |
2023 | be the code that says which one of the two operations is implicitly | |
f822d252 | 2024 | done, UNKNOWN if none. */ |
9c872872 | 2025 | #define LOAD_EXTEND_OP(MODE) \ |
d5b7b3ae RE |
2026 | (TARGET_THUMB ? ZERO_EXTEND : \ |
2027 | ((arm_arch4 || (MODE) == QImode) ? ZERO_EXTEND \ | |
f822d252 | 2028 | : ((BYTES_BIG_ENDIAN && (MODE) == HImode) ? SIGN_EXTEND : UNKNOWN))) |
ff9940b0 | 2029 | |
35d965d5 RS |
2030 | /* Nonzero if access to memory by bytes is slow and undesirable. */ |
2031 | #define SLOW_BYTE_ACCESS 0 | |
2032 | ||
d5b7b3ae | 2033 | #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 1 |
f676971a | 2034 | |
35d965d5 RS |
2035 | /* Immediate shift counts are truncated by the output routines (or was it |
2036 | the assembler?). Shift counts in a register are truncated by ARM. Note | |
2037 | that the native compiler puts too large (> 32) immediate shift counts | |
2038 | into a register and shifts by the register, letting the ARM decide what | |
2039 | to do instead of doing that itself. */ | |
ff9940b0 RE |
2040 | /* This is all wrong. Defining SHIFT_COUNT_TRUNCATED tells combine that |
2041 | code like (X << (Y % 32)) for register X, Y is equivalent to (X << Y). | |
2042 | On the arm, Y in a register is used modulo 256 for the shift. Only for | |
d6b4baa4 | 2043 | rotates is modulo 32 used. */ |
ff9940b0 | 2044 | /* #define SHIFT_COUNT_TRUNCATED 1 */ |
35d965d5 | 2045 | |
35d965d5 | 2046 | /* All integers have the same format so truncation is easy. */ |
d5b7b3ae | 2047 | #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 |
35d965d5 RS |
2048 | |
2049 | /* Calling from registers is a massive pain. */ | |
2050 | #define NO_FUNCTION_CSE 1 | |
2051 | ||
35d965d5 RS |
2052 | /* The machine modes of pointers and functions */ |
2053 | #define Pmode SImode | |
2054 | #define FUNCTION_MODE Pmode | |
2055 | ||
d5b7b3ae RE |
2056 | #define ARM_FRAME_RTX(X) \ |
2057 | ( (X) == frame_pointer_rtx || (X) == stack_pointer_rtx \ | |
3967692c RE |
2058 | || (X) == arg_pointer_rtx) |
2059 | ||
ff9940b0 | 2060 | /* Try to generate sequences that don't involve branches, we can then use |
a51fb17f | 2061 | conditional instructions. */ |
3a4fd356 | 2062 | #define BRANCH_COST(speed_p, predictable_p) \ |
153668ec JB |
2063 | (current_tune->branch_cost (speed_p, predictable_p)) |
2064 | ||
a51fb17f | 2065 | /* False if short circuit operation is preferred. */ |
52c266ba RE |
2066 | #define LOGICAL_OP_NON_SHORT_CIRCUIT \ |
2067 | ((optimize_size) \ | |
2068 | ? (TARGET_THUMB ? false : true) \ | |
4cbd1e61 RR |
2069 | : TARGET_THUMB ? static_cast<bool> (current_tune->logical_op_non_short_circuit_thumb) \ |
2070 | : static_cast<bool> (current_tune->logical_op_non_short_circuit_arm)) | |
a51fb17f | 2071 | |
7a801826 RE |
2072 | \f |
2073 | /* Position Independent Code. */ | |
2074 | /* We decide which register to use based on the compilation options and | |
2075 | the assembler in use; this is more general than the APCS restriction of | |
2076 | using sb (r9) all the time. */ | |
020a4035 | 2077 | extern unsigned arm_pic_register; |
7a801826 RE |
2078 | |
2079 | /* The register number of the register used to address a table of static | |
2080 | data addresses in memory. */ | |
2081 | #define PIC_OFFSET_TABLE_REGNUM arm_pic_register | |
2082 | ||
f5a1b0d2 | 2083 | /* We can't directly access anything that contains a symbol, |
d3585b76 DJ |
2084 | nor can we indirect via the constant pool. One exception is |
2085 | UNSPEC_TLS, which is always PIC. */ | |
82e9d970 | 2086 | #define LEGITIMATE_PIC_OPERAND_P(X) \ |
1575c31e JD |
2087 | (!(symbol_mentioned_p (X) \ |
2088 | || label_mentioned_p (X) \ | |
2089 | || (GET_CODE (X) == SYMBOL_REF \ | |
2090 | && CONSTANT_POOL_ADDRESS_P (X) \ | |
2091 | && (symbol_mentioned_p (get_pool_constant (X)) \ | |
d3585b76 DJ |
2092 | || label_mentioned_p (get_pool_constant (X))))) \ |
2093 | || tls_mentioned_p (X)) | |
1575c31e | 2094 | |
13bd191d PB |
2095 | /* We need to know when we are making a constant pool; this determines |
2096 | whether data needs to be in the GOT or can be referenced via a GOT | |
2097 | offset. */ | |
2098 | extern int making_const_table; | |
82e9d970 | 2099 | \f |
c27ba912 | 2100 | /* Handle pragmas for compatibility with Intel's compilers. */ |
b76c3c4b | 2101 | /* Also abuse this to register additional C specific EABI attributes. */ |
c58b209a NB |
2102 | #define REGISTER_TARGET_PRAGMAS() do { \ |
2103 | c_register_pragma (0, "long_calls", arm_pr_long_calls); \ | |
2104 | c_register_pragma (0, "no_long_calls", arm_pr_no_long_calls); \ | |
2105 | c_register_pragma (0, "long_calls_off", arm_pr_long_calls_off); \ | |
b76c3c4b | 2106 | arm_lang_object_attributes_init(); \ |
8b97c5f8 ZW |
2107 | } while (0) |
2108 | ||
d6b4baa4 | 2109 | /* Condition code information. */ |
ff9940b0 | 2110 | /* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE, |
a5381466 | 2111 | return the mode to be used for the comparison. */ |
d5b7b3ae RE |
2112 | |
2113 | #define SELECT_CC_MODE(OP, X, Y) arm_select_cc_mode (OP, X, Y) | |
ff9940b0 | 2114 | |
880873be RE |
2115 | #define REVERSIBLE_CC_MODE(MODE) 1 |
2116 | ||
2117 | #define REVERSE_CONDITION(CODE,MODE) \ | |
2118 | (((MODE) == CCFPmode || (MODE) == CCFPEmode) \ | |
2119 | ? reverse_condition_maybe_unordered (code) \ | |
2120 | : reverse_condition (code)) | |
008cf58a | 2121 | |
9b227e35 | 2122 | #define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ |
41197ad4 | 2123 | ((VALUE) = GET_MODE_UNIT_BITSIZE (MODE), 2) |
9b227e35 | 2124 | #define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ |
41197ad4 | 2125 | ((VALUE) = GET_MODE_UNIT_BITSIZE (MODE), 2) |
35d965d5 | 2126 | \f |
906668bb BS |
2127 | #define CC_STATUS_INIT \ |
2128 | do { cfun->machine->thumb1_cc_insn = NULL_RTX; } while (0) | |
2129 | ||
decfc6e1 TG |
2130 | #undef ASM_APP_ON |
2131 | #define ASM_APP_ON (inline_asm_unified ? "\t.syntax unified\n" : \ | |
2132 | "\t.syntax divided\n") | |
2133 | ||
d5b7b3ae | 2134 | #undef ASM_APP_OFF |
decfc6e1 TG |
2135 | #define ASM_APP_OFF (TARGET_ARM ? "\t.arm\n\t.syntax divided\n" : \ |
2136 | "\t.thumb\n\t.syntax unified\n") | |
35d965d5 | 2137 | |
2ee67fbb JB |
2138 | /* Output a push or a pop instruction (only used when profiling). |
2139 | We can't push STATIC_CHAIN_REGNUM (r12) directly with Thumb-1. We know | |
2140 | that ASM_OUTPUT_REG_PUSH will be matched with ASM_OUTPUT_REG_POP, and | |
2141 | that r7 isn't used by the function profiler, so we can use it as a | |
2142 | scratch reg. WARNING: This isn't safe in the general case! It may be | |
2143 | sensitive to future changes in final.c:profile_function. */ | |
d5b7b3ae | 2144 | #define ASM_OUTPUT_REG_PUSH(STREAM, REGNO) \ |
8a81cc45 RE |
2145 | do \ |
2146 | { \ | |
2147 | if (TARGET_ARM) \ | |
2148 | asm_fprintf (STREAM,"\tstmfd\t%r!,{%r}\n", \ | |
2149 | STACK_POINTER_REGNUM, REGNO); \ | |
2ee67fbb JB |
2150 | else if (TARGET_THUMB1 \ |
2151 | && (REGNO) == STATIC_CHAIN_REGNUM) \ | |
2152 | { \ | |
2153 | asm_fprintf (STREAM, "\tpush\t{r7}\n"); \ | |
2154 | asm_fprintf (STREAM, "\tmov\tr7, %r\n", REGNO);\ | |
2155 | asm_fprintf (STREAM, "\tpush\t{r7}\n"); \ | |
2156 | } \ | |
8a81cc45 RE |
2157 | else \ |
2158 | asm_fprintf (STREAM, "\tpush {%r}\n", REGNO); \ | |
2159 | } while (0) | |
d5b7b3ae RE |
2160 | |
2161 | ||
2ee67fbb | 2162 | /* See comment for ASM_OUTPUT_REG_PUSH concerning Thumb-1 issue. */ |
d5b7b3ae | 2163 | #define ASM_OUTPUT_REG_POP(STREAM, REGNO) \ |
8a81cc45 RE |
2164 | do \ |
2165 | { \ | |
2166 | if (TARGET_ARM) \ | |
2167 | asm_fprintf (STREAM, "\tldmfd\t%r!,{%r}\n", \ | |
2168 | STACK_POINTER_REGNUM, REGNO); \ | |
2ee67fbb JB |
2169 | else if (TARGET_THUMB1 \ |
2170 | && (REGNO) == STATIC_CHAIN_REGNUM) \ | |
2171 | { \ | |
2172 | asm_fprintf (STREAM, "\tpop\t{r7}\n"); \ | |
2173 | asm_fprintf (STREAM, "\tmov\t%r, r7\n", REGNO);\ | |
2174 | asm_fprintf (STREAM, "\tpop\t{r7}\n"); \ | |
2175 | } \ | |
8a81cc45 RE |
2176 | else \ |
2177 | asm_fprintf (STREAM, "\tpop {%r}\n", REGNO); \ | |
2178 | } while (0) | |
d5b7b3ae | 2179 | |
b0fe107e JM |
2180 | #define ADDR_VEC_ALIGN(JUMPTABLE) \ |
2181 | ((TARGET_THUMB && GET_MODE (PATTERN (JUMPTABLE)) == SImode) ? 2 : 0) | |
2182 | ||
2183 | /* Alignment for case labels comes from ADDR_VEC_ALIGN; avoid the | |
2184 | default alignment from elfos.h. */ | |
2185 | #undef ASM_OUTPUT_BEFORE_CASE_LABEL | |
2186 | #define ASM_OUTPUT_BEFORE_CASE_LABEL(FILE, PREFIX, NUM, TABLE) /* Empty. */ | |
5b3e6663 | 2187 | |
e75c1617 CB |
2188 | #define LABEL_ALIGN_AFTER_BARRIER(LABEL) \ |
2189 | (GET_CODE (PATTERN (prev_active_insn (LABEL))) == ADDR_DIFF_VEC \ | |
2190 | ? 1 : 0) | |
35d965d5 | 2191 | |
6cfc7210 | 2192 | #define ARM_DECLARE_FUNCTION_NAME(STREAM, NAME, DECL) \ |
258619bb | 2193 | arm_declare_function_name ((STREAM), (NAME), (DECL)); |
35d965d5 | 2194 | |
d5b7b3ae RE |
2195 | /* For aliases of functions we use .thumb_set instead. */ |
2196 | #define ASM_OUTPUT_DEF_FROM_DECLS(FILE, DECL1, DECL2) \ | |
2197 | do \ | |
2198 | { \ | |
91ea4f8d KG |
2199 | const char *const LABEL1 = XSTR (XEXP (DECL_RTL (decl), 0), 0); \ |
2200 | const char *const LABEL2 = IDENTIFIER_POINTER (DECL2); \ | |
d5b7b3ae RE |
2201 | \ |
2202 | if (TARGET_THUMB && TREE_CODE (DECL1) == FUNCTION_DECL) \ | |
2203 | { \ | |
2204 | fprintf (FILE, "\t.thumb_set "); \ | |
2205 | assemble_name (FILE, LABEL1); \ | |
2206 | fprintf (FILE, ","); \ | |
2207 | assemble_name (FILE, LABEL2); \ | |
2208 | fprintf (FILE, "\n"); \ | |
2209 | } \ | |
2210 | else \ | |
2211 | ASM_OUTPUT_DEF (FILE, LABEL1, LABEL2); \ | |
2212 | } \ | |
2213 | while (0) | |
2214 | ||
fdc2d3b0 NC |
2215 | #ifdef HAVE_GAS_MAX_SKIP_P2ALIGN |
2216 | /* To support -falign-* switches we need to use .p2align so | |
2217 | that alignment directives in code sections will be padded | |
2218 | with no-op instructions, rather than zeroes. */ | |
5a9335ef | 2219 | #define ASM_OUTPUT_MAX_SKIP_ALIGN(FILE, LOG, MAX_SKIP) \ |
fdc2d3b0 NC |
2220 | if ((LOG) != 0) \ |
2221 | { \ | |
2222 | if ((MAX_SKIP) == 0) \ | |
5a9335ef | 2223 | fprintf ((FILE), "\t.p2align %d\n", (int) (LOG)); \ |
fdc2d3b0 NC |
2224 | else \ |
2225 | fprintf ((FILE), "\t.p2align %d,,%d\n", \ | |
5a9335ef | 2226 | (int) (LOG), (int) (MAX_SKIP)); \ |
fdc2d3b0 NC |
2227 | } |
2228 | #endif | |
35d965d5 | 2229 | \f |
5b3e6663 PB |
2230 | /* Add two bytes to the length of conditionally executed Thumb-2 |
2231 | instructions for the IT instruction. */ | |
2232 | #define ADJUST_INSN_LENGTH(insn, length) \ | |
2233 | if (TARGET_THUMB2 && GET_CODE (PATTERN (insn)) == COND_EXEC) \ | |
2234 | length += 2; | |
2235 | ||
35d965d5 | 2236 | /* Only perform branch elimination (by making instructions conditional) if |
5b3e6663 PB |
2237 | we're optimizing. For Thumb-2 check if any IT instructions need |
2238 | outputting. */ | |
d5b7b3ae RE |
2239 | #define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \ |
2240 | if (TARGET_ARM && optimize) \ | |
2241 | arm_final_prescan_insn (INSN); \ | |
5b3e6663 PB |
2242 | else if (TARGET_THUMB2) \ |
2243 | thumb2_final_prescan_insn (INSN); \ | |
2244 | else if (TARGET_THUMB1) \ | |
2245 | thumb1_final_prescan_insn (INSN) | |
35d965d5 | 2246 | |
7b8b8ade NC |
2247 | #define ARM_SIGN_EXTEND(x) ((HOST_WIDE_INT) \ |
2248 | (HOST_BITS_PER_WIDE_INT <= 32 ? (unsigned HOST_WIDE_INT) (x) \ | |
30cf4896 KG |
2249 | : ((((unsigned HOST_WIDE_INT)(x)) & (unsigned HOST_WIDE_INT) 0xffffffff) |\ |
2250 | ((((unsigned HOST_WIDE_INT)(x)) & (unsigned HOST_WIDE_INT) 0x80000000) \ | |
2251 | ? ((~ (unsigned HOST_WIDE_INT) 0) \ | |
2252 | & ~ (unsigned HOST_WIDE_INT) 0xffffffff) \ | |
7bc7696c | 2253 | : 0)))) |
35d965d5 | 2254 | |
6a5d7526 MS |
2255 | /* A C expression whose value is RTL representing the value of the return |
2256 | address for the frame COUNT steps up from the current frame. */ | |
2257 | ||
d5b7b3ae RE |
2258 | #define RETURN_ADDR_RTX(COUNT, FRAME) \ |
2259 | arm_return_addr (COUNT, FRAME) | |
2260 | ||
f676971a | 2261 | /* Mask of the bits in the PC that contain the real return address |
d5b7b3ae RE |
2262 | when running in 26-bit mode. */ |
2263 | #define RETURN_ADDR_MASK26 (0x03fffffc) | |
6a5d7526 | 2264 | |
2c849145 JM |
2265 | /* Pick up the return address upon entry to a procedure. Used for |
2266 | dwarf2 unwind information. This also enables the table driven | |
2267 | mechanism. */ | |
2c849145 JM |
2268 | #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LR_REGNUM) |
2269 | #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LR_REGNUM) | |
2270 | ||
39950dff MS |
2271 | /* Used to mask out junk bits from the return address, such as |
2272 | processor state, interrupt status, condition codes and the like. */ | |
2273 | #define MASK_RETURN_ADDR \ | |
2274 | /* If we are generating code for an ARM2/ARM3 machine or for an ARM6 \ | |
2275 | in 26 bit mode, the condition codes must be masked out of the \ | |
2276 | return address. This does not apply to ARM6 and later processors \ | |
2277 | when running in 32 bit mode. */ \ | |
61f0ccff RE |
2278 | ((arm_arch4 || TARGET_THUMB) \ |
2279 | ? (gen_int_mode ((unsigned long)0xffffffff, Pmode)) \ | |
fcd53748 | 2280 | : arm_gen_return_addr_mask ()) |
d5b7b3ae RE |
2281 | |
2282 | \f | |
978e411f CD |
2283 | /* Do not emit .note.GNU-stack by default. */ |
2284 | #ifndef NEED_INDICATE_EXEC_STACK | |
2285 | #define NEED_INDICATE_EXEC_STACK 0 | |
2286 | #endif | |
2287 | ||
9e94a7fc MGD |
2288 | #define TARGET_ARM_ARCH \ |
2289 | (arm_base_arch) \ | |
2290 | ||
2291 | #define TARGET_ARM_V6M (!arm_arch_notm && !arm_arch_thumb2) | |
2292 | #define TARGET_ARM_V7M (!arm_arch_notm && arm_arch_thumb2) | |
2293 | ||
2294 | /* The highest Thumb instruction set version supported by the chip. */ | |
2295 | #define TARGET_ARM_ARCH_ISA_THUMB \ | |
2296 | (arm_arch_thumb2 ? 2 \ | |
2297 | : ((TARGET_ARM_ARCH >= 5 || arm_arch4t) ? 1 : 0)) | |
2298 | ||
2299 | /* Expands to an upper-case char of the target's architectural | |
2300 | profile. */ | |
2301 | #define TARGET_ARM_ARCH_PROFILE \ | |
2302 | (!arm_arch_notm \ | |
2303 | ? 'M' \ | |
2304 | : (arm_arch7 \ | |
2305 | ? (strlen (arm_arch_name) >=3 \ | |
2306 | ? (arm_arch_name[strlen (arm_arch_name) - 3]) \ | |
2307 | : 0) \ | |
2308 | : 0)) | |
2309 | ||
2310 | /* Bit-field indicating what size LDREX/STREX loads/stores are available. | |
2311 | Bit 0 for bytes, up to bit 3 for double-words. */ | |
2312 | #define TARGET_ARM_FEATURE_LDREX \ | |
2313 | ((TARGET_HAVE_LDREX ? 4 : 0) \ | |
2314 | | (TARGET_HAVE_LDREXBH ? 3 : 0) \ | |
2315 | | (TARGET_HAVE_LDREXD ? 8 : 0)) | |
2316 | ||
2317 | /* Set as a bit mask indicating the available widths of hardware floating | |
2318 | point types. Where bit 1 indicates 16-bit support, bit 2 indicates | |
2319 | 32-bit support, bit 3 indicates 64-bit support. */ | |
2320 | #define TARGET_ARM_FP \ | |
29e1d31b MM |
2321 | (!TARGET_SOFT_FLOAT ? (TARGET_VFP_SINGLE ? 4 \ |
2322 | : (TARGET_VFP_DOUBLE ? (TARGET_FP16 ? 14 : 12) : 0)) \ | |
2323 | : 0) | |
9e94a7fc MGD |
2324 | |
2325 | ||
2326 | /* Set as a bit mask indicating the available widths of floating point | |
2327 | types for hardware NEON floating point. This is the same as | |
2328 | TARGET_ARM_FP without the 64-bit bit set. */ | |
29e1d31b MM |
2329 | #define TARGET_NEON_FP \ |
2330 | (TARGET_NEON ? (TARGET_ARM_FP & (0xff ^ 0x08)) \ | |
2331 | : 0) | |
9e94a7fc | 2332 | |
93b338c3 BS |
2333 | /* The maximum number of parallel loads or stores we support in an ldm/stm |
2334 | instruction. */ | |
2335 | #define MAX_LDM_STM_OPS 4 | |
2336 | ||
b848e289 | 2337 | #define BIG_LITTLE_SPEC \ |
84e90123 | 2338 | " %{mcpu=*:-mcpu=%:rewrite_mcpu(%{mcpu=*:%*})}" |
b848e289 JG |
2339 | |
2340 | extern const char *arm_rewrite_mcpu (int argc, const char **argv); | |
2341 | #define BIG_LITTLE_CPU_SPEC_FUNCTIONS \ | |
2342 | { "rewrite_mcpu", arm_rewrite_mcpu }, | |
2343 | ||
54e73f88 AS |
2344 | #define ASM_CPU_SPEC \ |
2345 | " %{mcpu=generic-*:-march=%*;" \ | |
b848e289 JG |
2346 | " :%{march=*:-march=%*}}" \ |
2347 | BIG_LITTLE_SPEC | |
54e73f88 | 2348 | |
33aa08b3 AS |
2349 | /* -mcpu=native handling only makes sense with compiler running on |
2350 | an ARM chip. */ | |
2351 | #if defined(__arm__) | |
2352 | extern const char *host_detect_local_cpu (int argc, const char **argv); | |
2353 | # define EXTRA_SPEC_FUNCTIONS \ | |
b848e289 JG |
2354 | { "local_cpu_detect", host_detect_local_cpu }, \ |
2355 | BIG_LITTLE_CPU_SPEC_FUNCTIONS | |
33aa08b3 AS |
2356 | |
2357 | # define MCPU_MTUNE_NATIVE_SPECS \ | |
2358 | " %{march=native:%<march=native %:local_cpu_detect(arch)}" \ | |
2359 | " %{mcpu=native:%<mcpu=native %:local_cpu_detect(cpu)}" \ | |
2360 | " %{mtune=native:%<mtune=native %:local_cpu_detect(tune)}" | |
2361 | #else | |
2362 | # define MCPU_MTUNE_NATIVE_SPECS "" | |
b848e289 | 2363 | # define EXTRA_SPEC_FUNCTIONS BIG_LITTLE_CPU_SPEC_FUNCTIONS |
33aa08b3 AS |
2364 | #endif |
2365 | ||
2366 | #define DRIVER_SELF_SPECS MCPU_MTUNE_NATIVE_SPECS | |
27e83a44 | 2367 | #define TARGET_SUPPORTS_WIDE_INT 1 |
88657302 | 2368 | #endif /* ! GCC_ARM_H */ |