]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/arm/t-aprofile
projects / thirdparty / gcc.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[ARM] Add -mcpu=cortex-a17.cortex-a7
[thirdparty/gcc.git] / gcc / config / arm / t-aprofile
CommitLineData
23a5b65a 1# Copyright (C) 2012-2014 Free Software Foundation, Inc.
c9acb877
MGD		 2#
3# This file is part of GCC.
4#
5# GCC is free software; you can redistribute it and/or modify
6# it under the terms of the GNU General Public License as published by
7# the Free Software Foundation; either version 3, or (at your option)
8# any later version.
9#
10# GCC is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
15# You should have received a copy of the GNU General Public License
16# along with GCC; see the file COPYING3. If not see
17# <http://www.gnu.org/licenses/>.
18
19# This is a target makefile fragment that attempts to get
20# multilibs built for the range of CPU's, FPU's and ABI's that
21# are relevant for the A-profile architecture. It should
22# not be used in conjunction with another make file fragment and
23# assumes --with-arch, --with-cpu, --with-fpu, --with-float, --with-mode
24# have their default values during the configure step. We enforce
25# this during the top-level configury.
26
27MULTILIB_OPTIONS =
28MULTILIB_DIRNAMES =
29MULTILIB_EXCEPTIONS =
30MULTILIB_MATCHES =
31MULTILIB_REUSE =
32
33# We have the following hierachy:
34# ISA: A32 (.) or T32 (thumb)
35# Architecture: ARMv7-A (v7-a), ARMv7VE (v7ve), or ARMv8-A (v8-a).
36# FPU: VFPv3-D16 (fpv3), NEONv1 (simdv1), VFPv4-D16 (fpv4),
37# NEON-VFPV4 (simdvfpv4), NEON for ARMv8 (simdv8), or None (.).
38# Float-abi: Soft (.), softfp (softfp), or hard (hardfp).
39
c9acb877
MGD		 40MULTILIB_OPTIONS += mthumb
41MULTILIB_DIRNAMES += thumb
42
eb6006ad 43MULTILIB_OPTIONS += march=armv7-a/march=armv7ve/march=armv8-a
c9acb877
MGD		 44MULTILIB_DIRNAMES += v7-a v7ve v8-a
45
46MULTILIB_OPTIONS += mfpu=vfpv3-d16/mfpu=neon/mfpu=vfpv4-d16/mfpu=neon-vfpv4/mfpu=neon-fp-armv8
47MULTILIB_DIRNAMES += fpv3 simdv1 fpv4 simdvfpv4 simdv8
48
49MULTILIB_OPTIONS += mfloat-abi=softfp/mfloat-abi=hard
50MULTILIB_DIRNAMES += softfp hard
51
52# We don't build no-float libraries with an FPU.
53MULTILIB_EXCEPTIONS += *mfpu=vfpv3-d16
54MULTILIB_EXCEPTIONS += *mfpu=neon
55MULTILIB_EXCEPTIONS += *mfpu=vfpv4-d16
56MULTILIB_EXCEPTIONS += *mfpu=neon-vfpv4
57MULTILIB_EXCEPTIONS += *mfpu=neon-fp-armv8
58
59# We don't build libraries requiring an FPU at the CPU/Arch/ISA level.
60MULTILIB_EXCEPTIONS += mfloat-abi=*
61MULTILIB_EXCEPTIONS += mfpu=*
62MULTILIB_EXCEPTIONS += mthumb/mfloat-abi=*
63MULTILIB_EXCEPTIONS += mthumb/mfpu=*
64MULTILIB_EXCEPTIONS += *march=armv7-a/mfloat-abi=*
eb6006ad 65MULTILIB_EXCEPTIONS += *march=armv7ve/mfloat-abi=*
c9acb877
MGD		 66MULTILIB_EXCEPTIONS += *march=armv8-a/mfloat-abi=*
67
68# Ensure the correct FPU variants apply to the correct base architectures.
eb6006ad
RL		 69MULTILIB_EXCEPTIONS += *march=armv7ve/*mfpu=vfpv3-d16*
70MULTILIB_EXCEPTIONS += *march=armv7ve/*mfpu=neon/*
c9acb877
MGD		 71MULTILIB_EXCEPTIONS += *march=armv8-a/*mfpu=vfpv3-d16*
72MULTILIB_EXCEPTIONS += *march=armv8-a/*mfpu=neon/*
73MULTILIB_EXCEPTIONS += *march=armv7-a/*mfpu=vfpv4-d16*
74MULTILIB_EXCEPTIONS += *march=armv7-a/*mfpu=neon-vfpv4*
75MULTILIB_EXCEPTIONS += *march=armv8-a/*mfpu=vfpv4-d16*
76MULTILIB_EXCEPTIONS += *march=armv8-a/*mfpu=neon-vfpv4*
77MULTILIB_EXCEPTIONS += *march=armv7-a/*mfpu=neon-fp-armv8*
eb6006ad 78MULTILIB_EXCEPTIONS += *march=armv7ve/*mfpu=neon-fp-armv8*
c9acb877
MGD		 79
80# CPU Matches
81MULTILIB_MATCHES += march?armv7-a=mcpu?cortex-a8
82MULTILIB_MATCHES += march?armv7-a=mcpu?cortex-a9
83MULTILIB_MATCHES += march?armv7-a=mcpu?cortex-a5
7ac84c02
RR		 84MULTILIB_MATCHES += march?armv7ve=mcpu?cortex-a15
85MULTILIB_MATCHES += march?armv7ve=mcpu?cortex-a12
6c7e4a18 86MULTILIB_MATCHES += march?armv7ve=mcpu?cortex-a17
eb6006ad 87MULTILIB_MATCHES += march?armv7ve=mcpu?cortex-a15.cortex-a7
0f4fe895 88MULTILIB_MATCHES += march?armv7ve=mcpu?cortex-a17.cortex-a7
c9acb877 89MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a53
0d78a2d4
JG		 90MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a57
91MULTILIB_MATCHES += march?armv8-a=mcpu?cortex-a57.cortex-a53
c9acb877 92
abd5932e
RR		 93# Arch Matches
94MULTILIB_MATCHES += march?armv8-a=march?armv8-a+crc
95
c9acb877
MGD		 96# FPU matches
97MULTILIB_MATCHES += mfpu?vfpv3-d16=mfpu?vfpv3
98MULTILIB_MATCHES += mfpu?vfpv3-d16=mfpu?vfpv3-fp16
99MULTILIB_MATCHES += mfpu?vfpv3-d16=mfpu?vfpv3-fp16-d16
100MULTILIB_MATCHES += mfpu?vfpv4-d16=mfpu?vfpv4
101MULTILIB_MATCHES += mfpu?neon-fp-armv8=mfpu?crypto-neon-fp-armv8
102
103
104# Map all requests for vfpv3 with a later CPU to vfpv3-d16 v7-a.
105# So if new CPUs are added above at the newer architecture levels,
106# do something to map them below here.
107# We take the approach of mapping down to v7-a regardless of what
108# the fp option is if the integer architecture brings things down.
109# This applies to any similar combination at the v7ve and v8-a arch
110# levels.
111
eb6006ad
RL		 112MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7ve/mfpu.vfpv3-d16/mfloat-abi.hard
113MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7ve/mfpu.vfpv3-d16/mfloat-abi.softfp
c9acb877
MGD		 114MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv8-a/mfpu.vfpv3-d16/mfloat-abi.hard
115MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv8-a/mfpu.vfpv3-d16/mfloat-abi.softfp
116MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7-a/mfpu.vfpv4-d16/mfloat-abi.hard
117MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7-a/mfpu.vfpv4-d16/mfloat-abi.softfp
118MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7-a/mfpu.fp-armv8/mfloat-abi.hard
119MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7-a/mfpu.fp-armv8/mfloat-abi.softfp
120MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7-a/mfpu.vfpv4/mfloat-abi.hard
121MULTILIB_REUSE += march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7-a/mfpu.vfpv4/mfloat-abi.softfp
122
123
eb6006ad
RL		 124MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.hard=march.armv7ve/mfpu.neon/mfloat-abi.hard
125MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.softfp=march.armv7ve/mfpu.neon/mfloat-abi.softfp
c9acb877
MGD		 126MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.hard=march.armv8-a/mfpu.neon/mfloat-abi.hard
127MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.softfp=march.armv8-a/mfpu.neon/mfloat-abi.softfp
128MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.hard=march.armv7-a/mfpu.neon-vfpv4/mfloat-abi.hard
129MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.softfp=march.armv7-a/mfpu.neon-vfpv4/mfloat-abi.softfp
130MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.hard=march.armv7-a/mfpu.neon-fp-armv8/mfloat-abi.hard
131MULTILIB_REUSE += march.armv7-a/mfpu.neon/mfloat-abi.softfp=march.armv7-a/mfpu.neon-fp-armv8/mfloat-abi.softfp
132
133
eb6006ad
RL		 134MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=march.armv7ve/mfpu.fp-armv8/mfloat-abi.hard
135MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=march.armv7ve/mfpu.fp-armv8/mfloat-abi.softfp
136MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=march.armv8-a/mfpu.vfpv4/mfloat-abi.hard
137MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=march.armv8-a/mfpu.vfpv4/mfloat-abi.softfp
138MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=march.armv8-a/mfpu.vfpv4-d16/mfloat-abi.hard
139MULTILIB_REUSE += march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=march.armv8-a/mfpu.vfpv4-d16/mfloat-abi.softfp
c9acb877
MGD		 140
141
eb6006ad
RL		 142MULTILIB_REUSE += march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.hard=march.armv8-a/mfpu.neon-vfpv4/mfloat-abi.hard
143MULTILIB_REUSE += march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.softfp=march.armv8-a/mfpu.neon-vfpv4/mfloat-abi.softfp
144MULTILIB_REUSE += march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.hard=march.armv7ve/mfpu.neon-fp-armv8/mfloat-abi.hard
145MULTILIB_REUSE += march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.softfp=march.armv7ve/mfpu.neon-fp-armv8/mfloat-abi.softfp
c9acb877
MGD		 146
147
148
149# And again for mthumb.
150
eb6006ad
RL		 151MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv7ve/mfpu.vfpv3-d16/mfloat-abi.hard
152MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv7ve/mfpu.vfpv3-d16/mfloat-abi.softfp
c9acb877
MGD		 153MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv8-a/mfpu.vfpv3-d16/mfloat-abi.hard
154MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv8-a/mfpu.vfpv3-d16/mfloat-abi.softfp
155MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv7-a/mfpu.vfpv4-d16/mfloat-abi.hard
156MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv7-a/mfpu.vfpv4-d16/mfloat-abi.softfp
157MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv7-a/mfpu.fp-armv8/mfloat-abi.hard
158MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv7-a/mfpu.fp-armv8/mfloat-abi.softfp
159MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv7-a/mfpu.vfpv4/mfloat-abi.hard
160MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv7-a/mfpu.vfpv4/mfloat-abi.softfp
161
162
eb6006ad
RL		 163MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.hard=mthumb/march.armv7ve/mfpu.neon/mfloat-abi.hard
164MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.softfp=mthumb/march.armv7ve/mfpu.neon/mfloat-abi.softfp
c9acb877
MGD		 165MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.hard=mthumb/march.armv8-a/mfpu.neon/mfloat-abi.hard
166MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.softfp=mthumb/march.armv8-a/mfpu.neon/mfloat-abi.softfp
167MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.hard=mthumb/march.armv7-a/mfpu.neon-vfpv4/mfloat-abi.hard
168MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.softfp=mthumb/march.armv7-a/mfpu.neon-vfpv4/mfloat-abi.softfp
169MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.hard=mthumb/march.armv7-a/mfpu.neon-fp-armv8/mfloat-abi.hard
170MULTILIB_REUSE += mthumb/march.armv7-a/mfpu.neon/mfloat-abi.softfp=mthumb/march.armv7-a/mfpu.neon-fp-armv8/mfloat-abi.softfp
171
172
eb6006ad
RL		 173MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=mthumb/march.armv7ve/mfpu.fp-armv8/mfloat-abi.hard
174MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=mthumb/march.armv7ve/mfpu.fp-armv8/mfloat-abi.softfp
175MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=mthumb/march.armv8-a/mfpu.vfpv4/mfloat-abi.hard
176MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=mthumb/march.armv8-a/mfpu.vfpv4/mfloat-abi.softfp
177MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.hard=mthumb/march.armv8-a/mfpu.vfpv4-d16/mfloat-abi.hard
178MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.vfpv4-d16/mfloat-abi.softfp=mthumb/march.armv8-a/mfpu.vfpv4-d16/mfloat-abi.softfp
c9acb877
MGD		 179
180
eb6006ad
RL		 181MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.hard=mthumb/march.armv8-a/mfpu.neon-vfpv4/mfloat-abi.hard
182MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.softfp=mthumb/march.armv8-a/mfpu.neon-vfpv4/mfloat-abi.softfp
183MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.hard=mthumb/march.armv7ve/mfpu.neon-fp-armv8/mfloat-abi.hard
184MULTILIB_REUSE += mthumb/march.armv7ve/mfpu.neon-vfpv4/mfloat-abi.softfp=mthumb/march.armv7ve/mfpu.neon-fp-armv8/mfloat-abi.softfp
Mirror of https://gcc.gnu.org/git/gcc.git