]>
Commit | Line | Data |
---|---|---|
188fc5b5 | 1 | /* Definitions of target machine for GCC for IA-32. |
cf011243 | 2 | Copyright (C) 1988, 1992, 1994, 1995, 1996, 1997, 1998, 1999, 2000, |
9184f892 | 3 | 2001, 2002, 2003, 2004 Free Software Foundation, Inc. |
c98f8742 | 4 | |
188fc5b5 | 5 | This file is part of GCC. |
c98f8742 | 6 | |
188fc5b5 | 7 | GCC is free software; you can redistribute it and/or modify |
c98f8742 JVA |
8 | it under the terms of the GNU General Public License as published by |
9 | the Free Software Foundation; either version 2, or (at your option) | |
10 | any later version. | |
11 | ||
188fc5b5 | 12 | GCC is distributed in the hope that it will be useful, |
c98f8742 JVA |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
188fc5b5 | 18 | along with GCC; see the file COPYING. If not, write to |
97aadbb9 | 19 | the Free Software Foundation, 59 Temple Place - Suite 330, |
892a2d68 | 20 | Boston, MA 02111-1307, USA. */ |
c98f8742 JVA |
21 | |
22 | /* The purpose of this file is to define the characteristics of the i386, | |
b4ac57ab | 23 | independent of assembler syntax or operating system. |
c98f8742 JVA |
24 | |
25 | Three other files build on this one to describe a specific assembler syntax: | |
26 | bsd386.h, att386.h, and sun386.h. | |
27 | ||
28 | The actual tm.h file for a particular system should include | |
29 | this file, and then the file for the appropriate assembler syntax. | |
30 | ||
31 | Many macros that specify assembler syntax are omitted entirely from | |
32 | this file because they really belong in the files for particular | |
e075ae69 RH |
33 | assemblers. These include RP, IP, LPREFIX, PUT_OP_SIZE, USE_STAR, |
34 | ADDR_BEG, ADDR_END, PRINT_IREG, PRINT_SCALE, PRINT_B_I_S, and many | |
35 | that start with ASM_ or end in ASM_OP. */ | |
c98f8742 | 36 | |
d4ba09c0 SC |
37 | /* Define the specific costs for a given cpu */ |
38 | ||
39 | struct processor_costs { | |
8b60264b KG |
40 | const int add; /* cost of an add instruction */ |
41 | const int lea; /* cost of a lea instruction */ | |
42 | const int shift_var; /* variable shift costs */ | |
43 | const int shift_const; /* constant shift costs */ | |
4977bab6 ZW |
44 | const int mult_init[5]; /* cost of starting a multiply |
45 | in QImode, HImode, SImode, DImode, TImode*/ | |
8b60264b | 46 | const int mult_bit; /* cost of multiply per each bit set */ |
4977bab6 ZW |
47 | const int divide[5]; /* cost of a divide/mod |
48 | in QImode, HImode, SImode, DImode, TImode*/ | |
44cf5b6a JH |
49 | int movsx; /* The cost of movsx operation. */ |
50 | int movzx; /* The cost of movzx operation. */ | |
8b60264b KG |
51 | const int large_insn; /* insns larger than this cost more */ |
52 | const int move_ratio; /* The threshold of number of scalar | |
ac775968 | 53 | memory-to-memory move insns. */ |
8b60264b KG |
54 | const int movzbl_load; /* cost of loading using movzbl */ |
55 | const int int_load[3]; /* cost of loading integer registers | |
96e7ae40 JH |
56 | in QImode, HImode and SImode relative |
57 | to reg-reg move (2). */ | |
8b60264b | 58 | const int int_store[3]; /* cost of storing integer register |
96e7ae40 | 59 | in QImode, HImode and SImode */ |
8b60264b KG |
60 | const int fp_move; /* cost of reg,reg fld/fst */ |
61 | const int fp_load[3]; /* cost of loading FP register | |
96e7ae40 | 62 | in SFmode, DFmode and XFmode */ |
8b60264b | 63 | const int fp_store[3]; /* cost of storing FP register |
96e7ae40 | 64 | in SFmode, DFmode and XFmode */ |
8b60264b KG |
65 | const int mmx_move; /* cost of moving MMX register. */ |
66 | const int mmx_load[2]; /* cost of loading MMX register | |
fa79946e | 67 | in SImode and DImode */ |
8b60264b | 68 | const int mmx_store[2]; /* cost of storing MMX register |
fa79946e | 69 | in SImode and DImode */ |
8b60264b KG |
70 | const int sse_move; /* cost of moving SSE register. */ |
71 | const int sse_load[3]; /* cost of loading SSE register | |
fa79946e | 72 | in SImode, DImode and TImode*/ |
8b60264b | 73 | const int sse_store[3]; /* cost of storing SSE register |
fa79946e | 74 | in SImode, DImode and TImode*/ |
8b60264b | 75 | const int mmxsse_to_integer; /* cost of moving mmxsse register to |
fa79946e | 76 | integer and vice versa. */ |
f4365627 JH |
77 | const int prefetch_block; /* bytes moved to cache for prefetch. */ |
78 | const int simultaneous_prefetches; /* number of parallel prefetch | |
79 | operations. */ | |
4977bab6 | 80 | const int branch_cost; /* Default value for BRANCH_COST. */ |
229b303a RS |
81 | const int fadd; /* cost of FADD and FSUB instructions. */ |
82 | const int fmul; /* cost of FMUL instruction. */ | |
83 | const int fdiv; /* cost of FDIV instruction. */ | |
84 | const int fabs; /* cost of FABS instruction. */ | |
85 | const int fchs; /* cost of FCHS instruction. */ | |
86 | const int fsqrt; /* cost of FSQRT instruction. */ | |
d4ba09c0 SC |
87 | }; |
88 | ||
8b60264b | 89 | extern const struct processor_costs *ix86_cost; |
d4ba09c0 | 90 | |
c98f8742 JVA |
91 | /* Run-time compilation parameters selecting different hardware subsets. */ |
92 | ||
93 | extern int target_flags; | |
94 | ||
95 | /* Macros used in the machine description to test the flags. */ | |
96 | ||
ddd5a7c1 | 97 | /* configure can arrange to make this 2, to force a 486. */ |
e075ae69 | 98 | |
35b528be | 99 | #ifndef TARGET_CPU_DEFAULT |
10e9fecc JH |
100 | #ifdef TARGET_64BIT_DEFAULT |
101 | #define TARGET_CPU_DEFAULT TARGET_CPU_DEFAULT_k8 | |
102 | #else | |
35b528be RS |
103 | #define TARGET_CPU_DEFAULT 0 |
104 | #endif | |
10e9fecc | 105 | #endif |
35b528be | 106 | |
3b3c6a3f | 107 | /* Masks for the -m switches */ |
e075ae69 RH |
108 | #define MASK_80387 0x00000001 /* Hardware floating point */ |
109 | #define MASK_RTD 0x00000002 /* Use ret that pops args */ | |
110 | #define MASK_ALIGN_DOUBLE 0x00000004 /* align doubles to 2 word boundary */ | |
111 | #define MASK_SVR3_SHLIB 0x00000008 /* Uninit locals into bss */ | |
112 | #define MASK_IEEE_FP 0x00000010 /* IEEE fp comparisons */ | |
113 | #define MASK_FLOAT_RETURNS 0x00000020 /* Return float in st(0) */ | |
114 | #define MASK_NO_FANCY_MATH_387 0x00000040 /* Disable sin, cos, sqrt */ | |
115 | #define MASK_OMIT_LEAF_FRAME_POINTER 0x080 /* omit leaf frame pointers */ | |
116 | #define MASK_STACK_PROBE 0x00000100 /* Enable stack probing */ | |
0dd0e980 JH |
117 | #define MASK_NO_ALIGN_STROPS 0x00000200 /* Enable aligning of string ops. */ |
118 | #define MASK_INLINE_ALL_STROPS 0x00000400 /* Inline stringops in all cases */ | |
119 | #define MASK_NO_PUSH_ARGS 0x00000800 /* Use push instructions */ | |
120 | #define MASK_ACCUMULATE_OUTGOING_ARGS 0x00001000/* Accumulate outgoing args */ | |
9ef1b13a RH |
121 | #define MASK_MMX 0x00002000 /* Support MMX regs/builtins */ |
122 | #define MASK_SSE 0x00004000 /* Support SSE regs/builtins */ | |
123 | #define MASK_SSE2 0x00008000 /* Support SSE2 regs/builtins */ | |
9e200aaf | 124 | #define MASK_SSE3 0x00010000 /* Support SSE3 regs/builtins */ |
22c7c85e L |
125 | #define MASK_3DNOW 0x00020000 /* Support 3Dnow builtins */ |
126 | #define MASK_3DNOW_A 0x00040000 /* Support Athlon 3Dnow builtins */ | |
127 | #define MASK_128BIT_LONG_DOUBLE 0x00080000 /* long double size is 128bit */ | |
128 | #define MASK_64BIT 0x00100000 /* Produce 64bit code */ | |
129 | #define MASK_MS_BITFIELD_LAYOUT 0x00200000 /* Use native (MS) bitfield layout */ | |
130 | #define MASK_TLS_DIRECT_SEG_REFS 0x00400000 /* Avoid adding %gs:0 */ | |
9ef1b13a | 131 | |
4977bab6 | 132 | /* Unused: 0x03e0000 */ |
9ef1b13a | 133 | |
c93e80a5 JH |
134 | /* ... overlap with subtarget options starts by 0x04000000. */ |
135 | #define MASK_NO_RED_ZONE 0x04000000 /* Do not use red zone */ | |
3b3c6a3f MM |
136 | |
137 | /* Use the floating point instructions */ | |
138 | #define TARGET_80387 (target_flags & MASK_80387) | |
139 | ||
c98f8742 JVA |
140 | /* Compile using ret insn that pops args. |
141 | This will not work unless you use prototypes at least | |
fce5a9f2 | 142 | for all functions that can take varying numbers of args. */ |
3b3c6a3f MM |
143 | #define TARGET_RTD (target_flags & MASK_RTD) |
144 | ||
b08de47e MM |
145 | /* Align doubles to a two word boundary. This breaks compatibility with |
146 | the published ABI's for structures containing doubles, but produces | |
147 | faster code on the pentium. */ | |
148 | #define TARGET_ALIGN_DOUBLE (target_flags & MASK_ALIGN_DOUBLE) | |
c98f8742 | 149 | |
f73ad30e JH |
150 | /* Use push instructions to save outgoing args. */ |
151 | #define TARGET_PUSH_ARGS (!(target_flags & MASK_NO_PUSH_ARGS)) | |
152 | ||
153 | /* Accumulate stack adjustments to prologue/epilogue. */ | |
154 | #define TARGET_ACCUMULATE_OUTGOING_ARGS \ | |
155 | (target_flags & MASK_ACCUMULATE_OUTGOING_ARGS) | |
156 | ||
d7cd15e9 RS |
157 | /* Put uninitialized locals into bss, not data. |
158 | Meaningful only on svr3. */ | |
3b3c6a3f | 159 | #define TARGET_SVR3_SHLIB (target_flags & MASK_SVR3_SHLIB) |
d7cd15e9 | 160 | |
c572e5ba JVA |
161 | /* Use IEEE floating point comparisons. These handle correctly the cases |
162 | where the result of a comparison is unordered. Normally SIGFPE is | |
163 | generated in such cases, in which case this isn't needed. */ | |
3b3c6a3f | 164 | #define TARGET_IEEE_FP (target_flags & MASK_IEEE_FP) |
c572e5ba | 165 | |
8c2bf92a JVA |
166 | /* Functions that return a floating point value may return that value |
167 | in the 387 FPU or in 386 integer registers. If set, this flag causes | |
892a2d68 | 168 | the 387 to be used, which is compatible with most calling conventions. */ |
3b3c6a3f | 169 | #define TARGET_FLOAT_RETURNS_IN_80387 (target_flags & MASK_FLOAT_RETURNS) |
8c2bf92a | 170 | |
2b589241 | 171 | /* Long double is 128bit instead of 96bit, even when only 80bits are used. |
f5143c46 | 172 | This mode wastes cache, but avoid misaligned data accesses and simplifies |
2b589241 JH |
173 | address calculations. */ |
174 | #define TARGET_128BIT_LONG_DOUBLE (target_flags & MASK_128BIT_LONG_DOUBLE) | |
175 | ||
099800e3 RK |
176 | /* Disable generation of FP sin, cos and sqrt operations for 387. |
177 | This is because FreeBSD lacks these in the math-emulator-code */ | |
3b3c6a3f MM |
178 | #define TARGET_NO_FANCY_MATH_387 (target_flags & MASK_NO_FANCY_MATH_387) |
179 | ||
2f2fa5b1 | 180 | /* Don't create frame pointers for leaf functions */ |
e075ae69 RH |
181 | #define TARGET_OMIT_LEAF_FRAME_POINTER \ |
182 | (target_flags & MASK_OMIT_LEAF_FRAME_POINTER) | |
f6f58ba3 | 183 | |
3b3c6a3f | 184 | /* Debug GO_IF_LEGITIMATE_ADDRESS */ |
c93e80a5 | 185 | #define TARGET_DEBUG_ADDR (ix86_debug_addr_string != 0) |
3b3c6a3f | 186 | |
b08de47e | 187 | /* Debug FUNCTION_ARG macros */ |
c93e80a5 | 188 | #define TARGET_DEBUG_ARG (ix86_debug_arg_string != 0) |
b08de47e | 189 | |
5791cc29 JT |
190 | /* 64bit Sledgehammer mode. For libgcc2 we make sure this is a |
191 | compile-time constant. */ | |
192 | #ifdef IN_LIBGCC2 | |
193 | #ifdef __x86_64__ | |
194 | #define TARGET_64BIT 1 | |
195 | #else | |
196 | #define TARGET_64BIT 0 | |
197 | #endif | |
198 | #else | |
0c2dc519 | 199 | #ifdef TARGET_BI_ARCH |
25f94bb5 | 200 | #define TARGET_64BIT (target_flags & MASK_64BIT) |
0c2dc519 | 201 | #else |
67adf6a9 | 202 | #if TARGET_64BIT_DEFAULT |
0c2dc519 JH |
203 | #define TARGET_64BIT 1 |
204 | #else | |
205 | #define TARGET_64BIT 0 | |
206 | #endif | |
207 | #endif | |
5791cc29 | 208 | #endif |
25f94bb5 | 209 | |
750054a2 CT |
210 | #define HAS_LONG_COND_BRANCH 1 |
211 | #define HAS_LONG_UNCOND_BRANCH 1 | |
212 | ||
74dc3e94 RH |
213 | /* Avoid adding %gs:0 in TLS references; use %gs:address directly. */ |
214 | #define TARGET_TLS_DIRECT_SEG_REFS (target_flags & MASK_TLS_DIRECT_SEG_REFS) | |
215 | ||
9e555526 RH |
216 | #define TARGET_386 (ix86_tune == PROCESSOR_I386) |
217 | #define TARGET_486 (ix86_tune == PROCESSOR_I486) | |
218 | #define TARGET_PENTIUM (ix86_tune == PROCESSOR_PENTIUM) | |
219 | #define TARGET_PENTIUMPRO (ix86_tune == PROCESSOR_PENTIUMPRO) | |
220 | #define TARGET_K6 (ix86_tune == PROCESSOR_K6) | |
221 | #define TARGET_ATHLON (ix86_tune == PROCESSOR_ATHLON) | |
222 | #define TARGET_PENTIUM4 (ix86_tune == PROCESSOR_PENTIUM4) | |
223 | #define TARGET_K8 (ix86_tune == PROCESSOR_K8) | |
4977bab6 | 224 | #define TARGET_ATHLON_K8 (TARGET_K8 || TARGET_ATHLON) |
89c43c0a | 225 | #define TARGET_NOCONA (ix86_tune == PROCESSOR_NOCONA) |
a269a03c | 226 | |
9e555526 | 227 | #define TUNEMASK (1 << ix86_tune) |
a269a03c JC |
228 | extern const int x86_use_leave, x86_push_memory, x86_zero_extend_with_and; |
229 | extern const int x86_use_bit_test, x86_cmove, x86_deep_branch; | |
ef6257cd | 230 | extern const int x86_branch_hints, x86_unroll_strlen; |
e075ae69 RH |
231 | extern const int x86_double_with_add, x86_partial_reg_stall, x86_movx; |
232 | extern const int x86_use_loop, x86_use_fiop, x86_use_mov0; | |
233 | extern const int x86_use_cltd, x86_read_modify_write; | |
234 | extern const int x86_read_modify, x86_split_long_moves; | |
285464d0 | 235 | extern const int x86_promote_QImode, x86_single_stringop, x86_fast_prefix; |
d9f32422 | 236 | extern const int x86_himode_math, x86_qimode_math, x86_promote_qi_regs; |
0b5107cf | 237 | extern const int x86_promote_hi_regs, x86_integer_DFmode_moves; |
bdeb029c | 238 | extern const int x86_add_esp_4, x86_add_esp_8, x86_sub_esp_4, x86_sub_esp_8; |
0b5107cf | 239 | extern const int x86_partial_reg_dependency, x86_memory_mismatch_stall; |
c6036a37 | 240 | extern const int x86_accumulate_outgoing_args, x86_prologue_using_move; |
b972dd02 | 241 | extern const int x86_epilogue_using_move, x86_decompose_lea; |
495333a6 | 242 | extern const int x86_arch_always_fancy_math_387, x86_shift1; |
4977bab6 ZW |
243 | extern const int x86_sse_partial_reg_dependency, x86_sse_partial_regs; |
244 | extern const int x86_sse_typeless_stores, x86_sse_load0_by_pxor; | |
245 | extern const int x86_use_ffreep, x86_sse_partial_regs_for_cvtsd2ss; | |
8f62128d | 246 | extern const int x86_inter_unit_moves; |
f4365627 | 247 | extern int x86_prefetch_sse; |
a269a03c | 248 | |
9e555526 RH |
249 | #define TARGET_USE_LEAVE (x86_use_leave & TUNEMASK) |
250 | #define TARGET_PUSH_MEMORY (x86_push_memory & TUNEMASK) | |
251 | #define TARGET_ZERO_EXTEND_WITH_AND (x86_zero_extend_with_and & TUNEMASK) | |
252 | #define TARGET_USE_BIT_TEST (x86_use_bit_test & TUNEMASK) | |
253 | #define TARGET_UNROLL_STRLEN (x86_unroll_strlen & TUNEMASK) | |
0644b628 JH |
254 | /* For sane SSE instruction set generation we need fcomi instruction. It is |
255 | safe to enable all CMOVE instructions. */ | |
256 | #define TARGET_CMOVE ((x86_cmove & (1 << ix86_arch)) || TARGET_SSE) | |
9e555526 RH |
257 | #define TARGET_DEEP_BRANCH_PREDICTION (x86_deep_branch & TUNEMASK) |
258 | #define TARGET_BRANCH_PREDICTION_HINTS (x86_branch_hints & TUNEMASK) | |
259 | #define TARGET_DOUBLE_WITH_ADD (x86_double_with_add & TUNEMASK) | |
260 | #define TARGET_USE_SAHF ((x86_use_sahf & TUNEMASK) && !TARGET_64BIT) | |
261 | #define TARGET_MOVX (x86_movx & TUNEMASK) | |
262 | #define TARGET_PARTIAL_REG_STALL (x86_partial_reg_stall & TUNEMASK) | |
263 | #define TARGET_USE_LOOP (x86_use_loop & TUNEMASK) | |
264 | #define TARGET_USE_FIOP (x86_use_fiop & TUNEMASK) | |
265 | #define TARGET_USE_MOV0 (x86_use_mov0 & TUNEMASK) | |
266 | #define TARGET_USE_CLTD (x86_use_cltd & TUNEMASK) | |
267 | #define TARGET_SPLIT_LONG_MOVES (x86_split_long_moves & TUNEMASK) | |
268 | #define TARGET_READ_MODIFY_WRITE (x86_read_modify_write & TUNEMASK) | |
269 | #define TARGET_READ_MODIFY (x86_read_modify & TUNEMASK) | |
270 | #define TARGET_PROMOTE_QImode (x86_promote_QImode & TUNEMASK) | |
271 | #define TARGET_FAST_PREFIX (x86_fast_prefix & TUNEMASK) | |
272 | #define TARGET_SINGLE_STRINGOP (x86_single_stringop & TUNEMASK) | |
273 | #define TARGET_QIMODE_MATH (x86_qimode_math & TUNEMASK) | |
274 | #define TARGET_HIMODE_MATH (x86_himode_math & TUNEMASK) | |
275 | #define TARGET_PROMOTE_QI_REGS (x86_promote_qi_regs & TUNEMASK) | |
276 | #define TARGET_PROMOTE_HI_REGS (x86_promote_hi_regs & TUNEMASK) | |
277 | #define TARGET_ADD_ESP_4 (x86_add_esp_4 & TUNEMASK) | |
278 | #define TARGET_ADD_ESP_8 (x86_add_esp_8 & TUNEMASK) | |
279 | #define TARGET_SUB_ESP_4 (x86_sub_esp_4 & TUNEMASK) | |
280 | #define TARGET_SUB_ESP_8 (x86_sub_esp_8 & TUNEMASK) | |
281 | #define TARGET_INTEGER_DFMODE_MOVES (x86_integer_DFmode_moves & TUNEMASK) | |
282 | #define TARGET_PARTIAL_REG_DEPENDENCY (x86_partial_reg_dependency & TUNEMASK) | |
4977bab6 | 283 | #define TARGET_SSE_PARTIAL_REG_DEPENDENCY \ |
9e555526 RH |
284 | (x86_sse_partial_reg_dependency & TUNEMASK) |
285 | #define TARGET_SSE_PARTIAL_REGS (x86_sse_partial_regs & TUNEMASK) | |
4977bab6 | 286 | #define TARGET_SSE_PARTIAL_REGS_FOR_CVTSD2SS \ |
9e555526 RH |
287 | (x86_sse_partial_regs_for_cvtsd2ss & TUNEMASK) |
288 | #define TARGET_SSE_TYPELESS_STORES (x86_sse_typeless_stores & TUNEMASK) | |
289 | #define TARGET_SSE_TYPELESS_LOAD0 (x86_sse_typeless_load0 & TUNEMASK) | |
290 | #define TARGET_SSE_LOAD0_BY_PXOR (x86_sse_load0_by_pxor & TUNEMASK) | |
291 | #define TARGET_MEMORY_MISMATCH_STALL (x86_memory_mismatch_stall & TUNEMASK) | |
292 | #define TARGET_PROLOGUE_USING_MOVE (x86_prologue_using_move & TUNEMASK) | |
293 | #define TARGET_EPILOGUE_USING_MOVE (x86_epilogue_using_move & TUNEMASK) | |
294 | #define TARGET_DECOMPOSE_LEA (x86_decompose_lea & TUNEMASK) | |
f4365627 | 295 | #define TARGET_PREFETCH_SSE (x86_prefetch_sse) |
9e555526 RH |
296 | #define TARGET_SHIFT1 (x86_shift1 & TUNEMASK) |
297 | #define TARGET_USE_FFREEP (x86_use_ffreep & TUNEMASK) | |
298 | #define TARGET_REP_MOVL_OPTIMAL (x86_rep_movl_optimal & TUNEMASK) | |
299 | #define TARGET_INTER_UNIT_MOVES (x86_inter_unit_moves & TUNEMASK) | |
be04394b | 300 | #define TARGET_FOUR_JUMP_LIMIT (x86_four_jump_limit & TUNEMASK) |
a269a03c | 301 | |
8c9be447 | 302 | #define TARGET_STACK_PROBE (target_flags & MASK_STACK_PROBE) |
3b3c6a3f | 303 | |
79f05c19 JH |
304 | #define TARGET_ALIGN_STRINGOPS (!(target_flags & MASK_NO_ALIGN_STROPS)) |
305 | #define TARGET_INLINE_ALL_STRINGOPS (target_flags & MASK_INLINE_ALL_STROPS) | |
306 | ||
c93e80a5 | 307 | #define ASSEMBLER_DIALECT (ix86_asm_dialect) |
e075ae69 | 308 | |
37f22004 | 309 | #define TARGET_SSE ((target_flags & MASK_SSE) != 0) |
446988df | 310 | #define TARGET_SSE2 ((target_flags & MASK_SSE2) != 0) |
9e200aaf | 311 | #define TARGET_SSE3 ((target_flags & MASK_SSE3) != 0) |
965f5423 JH |
312 | #define TARGET_SSE_MATH ((ix86_fpmath & FPMATH_SSE) != 0) |
313 | #define TARGET_MIX_SSE_I387 ((ix86_fpmath & FPMATH_SSE) \ | |
314 | && (ix86_fpmath & FPMATH_387)) | |
a7180f70 | 315 | #define TARGET_MMX ((target_flags & MASK_MMX) != 0) |
47f339cf BS |
316 | #define TARGET_3DNOW ((target_flags & MASK_3DNOW) != 0) |
317 | #define TARGET_3DNOW_A ((target_flags & MASK_3DNOW_A) != 0) | |
a7180f70 | 318 | |
8362f420 JH |
319 | #define TARGET_RED_ZONE (!(target_flags & MASK_NO_RED_ZONE)) |
320 | ||
4977bab6 ZW |
321 | #define TARGET_USE_MS_BITFIELD_LAYOUT (target_flags & MASK_MS_BITFIELD_LAYOUT) |
322 | ||
f996902d RH |
323 | #define TARGET_GNU_TLS (ix86_tls_dialect == TLS_DIALECT_GNU) |
324 | #define TARGET_SUN_TLS (ix86_tls_dialect == TLS_DIALECT_SUN) | |
325 | ||
a5d17ff3 PT |
326 | /* WARNING: Do not mark empty strings for translation, as calling |
327 | gettext on an empty string does NOT return an empty | |
43f3a59d | 328 | string. */ |
a5d17ff3 PT |
329 | |
330 | ||
e075ae69 | 331 | #define TARGET_SWITCHES \ |
047142d3 PT |
332 | { { "80387", MASK_80387, N_("Use hardware fp") }, \ |
333 | { "no-80387", -MASK_80387, N_("Do not use hardware fp") }, \ | |
334 | { "hard-float", MASK_80387, N_("Use hardware fp") }, \ | |
335 | { "soft-float", -MASK_80387, N_("Do not use hardware fp") }, \ | |
336 | { "no-soft-float", MASK_80387, N_("Use hardware fp") }, \ | |
a5d17ff3 PT |
337 | { "386", 0, "" /*Deprecated.*/}, \ |
338 | { "486", 0, "" /*Deprecated.*/}, \ | |
339 | { "pentium", 0, "" /*Deprecated.*/}, \ | |
340 | { "pentiumpro", 0, "" /*Deprecated.*/}, \ | |
341 | { "intel-syntax", 0, "" /*Deprecated.*/}, \ | |
342 | { "no-intel-syntax", 0, "" /*Deprecated.*/}, \ | |
047142d3 PT |
343 | { "rtd", MASK_RTD, \ |
344 | N_("Alternate calling convention") }, \ | |
345 | { "no-rtd", -MASK_RTD, \ | |
346 | N_("Use normal calling convention") }, \ | |
e075ae69 | 347 | { "align-double", MASK_ALIGN_DOUBLE, \ |
047142d3 | 348 | N_("Align some doubles on dword boundary") }, \ |
e075ae69 | 349 | { "no-align-double", -MASK_ALIGN_DOUBLE, \ |
047142d3 | 350 | N_("Align doubles on word boundary") }, \ |
e075ae69 | 351 | { "svr3-shlib", MASK_SVR3_SHLIB, \ |
047142d3 | 352 | N_("Uninitialized locals in .bss") }, \ |
e075ae69 | 353 | { "no-svr3-shlib", -MASK_SVR3_SHLIB, \ |
047142d3 | 354 | N_("Uninitialized locals in .data") }, \ |
e075ae69 | 355 | { "ieee-fp", MASK_IEEE_FP, \ |
047142d3 | 356 | N_("Use IEEE math for fp comparisons") }, \ |
e075ae69 | 357 | { "no-ieee-fp", -MASK_IEEE_FP, \ |
047142d3 | 358 | N_("Do not use IEEE math for fp comparisons") }, \ |
e075ae69 | 359 | { "fp-ret-in-387", MASK_FLOAT_RETURNS, \ |
047142d3 | 360 | N_("Return values of functions in FPU registers") }, \ |
e075ae69 | 361 | { "no-fp-ret-in-387", -MASK_FLOAT_RETURNS , \ |
047142d3 | 362 | N_("Do not return values of functions in FPU registers")}, \ |
e075ae69 | 363 | { "no-fancy-math-387", MASK_NO_FANCY_MATH_387, \ |
047142d3 | 364 | N_("Do not generate sin, cos, sqrt for FPU") }, \ |
e075ae69 | 365 | { "fancy-math-387", -MASK_NO_FANCY_MATH_387, \ |
047142d3 | 366 | N_("Generate sin, cos, sqrt for FPU")}, \ |
e075ae69 | 367 | { "omit-leaf-frame-pointer", MASK_OMIT_LEAF_FRAME_POINTER, \ |
047142d3 | 368 | N_("Omit the frame pointer in leaf functions") }, \ |
e075ae69 | 369 | { "no-omit-leaf-frame-pointer",-MASK_OMIT_LEAF_FRAME_POINTER, "" }, \ |
047142d3 PT |
370 | { "stack-arg-probe", MASK_STACK_PROBE, \ |
371 | N_("Enable stack probing") }, \ | |
e075ae69 RH |
372 | { "no-stack-arg-probe", -MASK_STACK_PROBE, "" }, \ |
373 | { "windows", 0, 0 /* undocumented */ }, \ | |
374 | { "dll", 0, 0 /* undocumented */ }, \ | |
79f05c19 | 375 | { "align-stringops", -MASK_NO_ALIGN_STROPS, \ |
047142d3 | 376 | N_("Align destination of the string operations") }, \ |
79f05c19 | 377 | { "no-align-stringops", MASK_NO_ALIGN_STROPS, \ |
047142d3 | 378 | N_("Do not align destination of the string operations") }, \ |
4be2e5d9 | 379 | { "inline-all-stringops", MASK_INLINE_ALL_STROPS, \ |
047142d3 | 380 | N_("Inline all known string operations") }, \ |
79f05c19 | 381 | { "no-inline-all-stringops", -MASK_INLINE_ALL_STROPS, \ |
047142d3 | 382 | N_("Do not inline all known string operations") }, \ |
f73ad30e | 383 | { "push-args", -MASK_NO_PUSH_ARGS, \ |
047142d3 | 384 | N_("Use push instructions to save outgoing arguments") }, \ |
053f1126 | 385 | { "no-push-args", MASK_NO_PUSH_ARGS, \ |
047142d3 | 386 | N_("Do not use push instructions to save outgoing arguments") }, \ |
9ef1b13a | 387 | { "accumulate-outgoing-args", MASK_ACCUMULATE_OUTGOING_ARGS, \ |
047142d3 | 388 | N_("Use push instructions to save outgoing arguments") }, \ |
9ef1b13a | 389 | { "no-accumulate-outgoing-args",-MASK_ACCUMULATE_OUTGOING_ARGS, \ |
047142d3 | 390 | N_("Do not use push instructions to save outgoing arguments") }, \ |
9ef1b13a | 391 | { "mmx", MASK_MMX, \ |
b0287a90 | 392 | N_("Support MMX built-in functions") }, \ |
0dd0e980 | 393 | { "no-mmx", -MASK_MMX, \ |
b0287a90 | 394 | N_("Do not support MMX built-in functions") }, \ |
9ef1b13a | 395 | { "3dnow", MASK_3DNOW, \ |
b0287a90 | 396 | N_("Support 3DNow! built-in functions") }, \ |
9ef1b13a | 397 | { "no-3dnow", -MASK_3DNOW, \ |
b0287a90 | 398 | N_("Do not support 3DNow! built-in functions") }, \ |
9ef1b13a | 399 | { "sse", MASK_SSE, \ |
b0287a90 | 400 | N_("Support MMX and SSE built-in functions and code generation") }, \ |
9ef1b13a | 401 | { "no-sse", -MASK_SSE, \ |
b0287a90 | 402 | N_("Do not support MMX and SSE built-in functions and code generation") },\ |
22c7c85e | 403 | { "sse2", MASK_SSE2, \ |
b0287a90 | 404 | N_("Support MMX, SSE and SSE2 built-in functions and code generation") }, \ |
9ef1b13a | 405 | { "no-sse2", -MASK_SSE2, \ |
b0287a90 | 406 | N_("Do not support MMX, SSE and SSE2 built-in functions and code generation") }, \ |
9e200aaf KC |
407 | { "sse3", MASK_SSE3, \ |
408 | N_("Support MMX, SSE, SSE2 and SSE3 built-in functions and code generation") },\ | |
409 | { "no-sse3", -MASK_SSE3, \ | |
410 | N_("Do not support MMX, SSE, SSE2 and SSE3 built-in functions and code generation") },\ | |
2b589241 | 411 | { "128bit-long-double", MASK_128BIT_LONG_DOUBLE, \ |
c725bd79 | 412 | N_("sizeof(long double) is 16") }, \ |
2b589241 | 413 | { "96bit-long-double", -MASK_128BIT_LONG_DOUBLE, \ |
c725bd79 | 414 | N_("sizeof(long double) is 12") }, \ |
25f94bb5 JH |
415 | { "64", MASK_64BIT, \ |
416 | N_("Generate 64bit x86-64 code") }, \ | |
417 | { "32", -MASK_64BIT, \ | |
418 | N_("Generate 32bit i386 code") }, \ | |
4977bab6 ZW |
419 | { "ms-bitfields", MASK_MS_BITFIELD_LAYOUT, \ |
420 | N_("Use native (MS) bitfield layout") }, \ | |
421 | { "no-ms-bitfields", -MASK_MS_BITFIELD_LAYOUT, \ | |
422 | N_("Use gcc default bitfield layout") }, \ | |
8362f420 JH |
423 | { "red-zone", -MASK_NO_RED_ZONE, \ |
424 | N_("Use red-zone in the x86-64 code") }, \ | |
425 | { "no-red-zone", MASK_NO_RED_ZONE, \ | |
4cba3b67 | 426 | N_("Do not use red-zone in the x86-64 code") }, \ |
74dc3e94 RH |
427 | { "tls-direct-seg-refs", MASK_TLS_DIRECT_SEG_REFS, \ |
428 | N_("Use direct references against %gs when accessing tls data") }, \ | |
429 | { "no-tls-direct-seg-refs", -MASK_TLS_DIRECT_SEG_REFS, \ | |
430 | N_("Do not use direct references against %gs when accessing tls data") }, \ | |
e075ae69 | 431 | SUBTARGET_SWITCHES \ |
74dc3e94 RH |
432 | { "", \ |
433 | TARGET_DEFAULT | TARGET_64BIT_DEFAULT | TARGET_SUBTARGET_DEFAULT \ | |
434 | | TARGET_TLS_DIRECT_SEG_REFS_DEFAULT, 0 }} | |
241e1a89 | 435 | |
67adf6a9 RH |
436 | #ifndef TARGET_64BIT_DEFAULT |
437 | #define TARGET_64BIT_DEFAULT 0 | |
25f94bb5 | 438 | #endif |
74dc3e94 RH |
439 | #ifndef TARGET_TLS_DIRECT_SEG_REFS_DEFAULT |
440 | #define TARGET_TLS_DIRECT_SEG_REFS_DEFAULT 0 | |
441 | #endif | |
25f94bb5 | 442 | |
0ed4a390 JL |
443 | /* Once GDB has been enhanced to deal with functions without frame |
444 | pointers, we can change this to allow for elimination of | |
445 | the frame pointer in leaf functions. */ | |
446 | #define TARGET_DEFAULT 0 | |
67adf6a9 | 447 | |
b069de3b SS |
448 | /* This is not really a target flag, but is done this way so that |
449 | it's analogous to similar code for Mach-O on PowerPC. darwin.h | |
450 | redefines this to 1. */ | |
451 | #define TARGET_MACHO 0 | |
452 | ||
f5316dfe MM |
453 | /* This macro is similar to `TARGET_SWITCHES' but defines names of |
454 | command options that have values. Its definition is an | |
455 | initializer with a subgrouping for each command option. | |
456 | ||
457 | Each subgrouping contains a string constant, that defines the | |
458 | fixed part of the option name, and the address of a variable. The | |
459 | variable, type `char *', is set to the variable part of the given | |
460 | option if the fixed part matches. The actual option name is made | |
461 | by appending `-m' to the specified name. */ | |
e075ae69 | 462 | #define TARGET_OPTIONS \ |
9e555526 | 463 | { { "tune=", &ix86_tune_string, \ |
c409ea0d | 464 | N_("Schedule code for given CPU"), 0}, \ |
965f5423 | 465 | { "fpmath=", &ix86_fpmath_string, \ |
c409ea0d | 466 | N_("Generate floating point mathematics using given instruction set"), 0},\ |
e075ae69 | 467 | { "arch=", &ix86_arch_string, \ |
c409ea0d | 468 | N_("Generate code for given CPU"), 0}, \ |
e075ae69 | 469 | { "regparm=", &ix86_regparm_string, \ |
c409ea0d | 470 | N_("Number of registers used to pass integer arguments"), 0},\ |
e075ae69 | 471 | { "align-loops=", &ix86_align_loops_string, \ |
c409ea0d | 472 | N_("Loop code aligned to this power of 2"), 0}, \ |
e075ae69 | 473 | { "align-jumps=", &ix86_align_jumps_string, \ |
c409ea0d | 474 | N_("Jump targets are aligned to this power of 2"), 0}, \ |
e075ae69 | 475 | { "align-functions=", &ix86_align_funcs_string, \ |
c409ea0d | 476 | N_("Function starts are aligned to this power of 2"), 0}, \ |
e075ae69 RH |
477 | { "preferred-stack-boundary=", \ |
478 | &ix86_preferred_stack_boundary_string, \ | |
c409ea0d | 479 | N_("Attempt to keep stack aligned to this power of 2"), 0}, \ |
e075ae69 | 480 | { "branch-cost=", &ix86_branch_cost_string, \ |
c409ea0d | 481 | N_("Branches are this expensive (1-5, arbitrary units)"), 0},\ |
6189a572 | 482 | { "cmodel=", &ix86_cmodel_string, \ |
c409ea0d | 483 | N_("Use given x86-64 code model"), 0}, \ |
c93e80a5 | 484 | { "debug-arg", &ix86_debug_arg_string, \ |
43f3a59d | 485 | "" /* Undocumented. */, 0}, \ |
c93e80a5 | 486 | { "debug-addr", &ix86_debug_addr_string, \ |
43f3a59d | 487 | "" /* Undocumented. */, 0}, \ |
c93e80a5 | 488 | { "asm=", &ix86_asm_string, \ |
c409ea0d | 489 | N_("Use given assembler dialect"), 0}, \ |
f996902d | 490 | { "tls-dialect=", &ix86_tls_dialect_string, \ |
c409ea0d | 491 | N_("Use given thread-local storage dialect"), 0}, \ |
e075ae69 | 492 | SUBTARGET_OPTIONS \ |
b08de47e | 493 | } |
f5316dfe MM |
494 | |
495 | /* Sometimes certain combinations of command options do not make | |
496 | sense on a particular target machine. You can define a macro | |
497 | `OVERRIDE_OPTIONS' to take account of this. This macro, if | |
498 | defined, is executed once just after all the command options have | |
499 | been parsed. | |
500 | ||
501 | Don't use this macro to turn on various extra optimizations for | |
502 | `-O'. That is what `OPTIMIZATION_OPTIONS' is for. */ | |
503 | ||
504 | #define OVERRIDE_OPTIONS override_options () | |
505 | ||
506 | /* These are meant to be redefined in the host dependent files */ | |
95393dfd | 507 | #define SUBTARGET_SWITCHES |
f5316dfe | 508 | #define SUBTARGET_OPTIONS |
95393dfd | 509 | |
d4ba09c0 | 510 | /* Define this to change the optimizations performed by default. */ |
d9a5f180 GS |
511 | #define OPTIMIZATION_OPTIONS(LEVEL, SIZE) \ |
512 | optimization_options ((LEVEL), (SIZE)) | |
d4ba09c0 | 513 | |
7816bea0 DJ |
514 | /* Support for configure-time defaults of some command line options. */ |
515 | #define OPTION_DEFAULT_SPECS \ | |
516 | {"arch", "%{!march=*:-march=%(VALUE)}"}, \ | |
da2d4c01 JH |
517 | {"tune", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" }, \ |
518 | {"cpu", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" } | |
7816bea0 | 519 | |
241e1a89 SC |
520 | /* Specs for the compiler proper */ |
521 | ||
628714d8 RK |
522 | #ifndef CC1_CPU_SPEC |
523 | #define CC1_CPU_SPEC "\ | |
9d913bbf KC |
524 | %{!mtune*: \ |
525 | %{m386:mtune=i386 \ | |
526 | %n`-m386' is deprecated. Use `-march=i386' or `-mtune=i386' instead.\n} \ | |
527 | %{m486:-mtune=i486 \ | |
528 | %n`-m486' is deprecated. Use `-march=i486' or `-mtune=i486' instead.\n} \ | |
529 | %{mpentium:-mtune=pentium \ | |
530 | %n`-mpentium' is deprecated. Use `-march=pentium' or `-mtune=pentium' instead.\n} \ | |
531 | %{mpentiumpro:-mtune=pentiumpro \ | |
532 | %n`-mpentiumpro' is deprecated. Use `-march=pentiumpro' or `-mtune=pentiumpro' instead.\n} \ | |
533 | %{mcpu=*:-mtune=%* \ | |
534 | %n`-mcpu=' is deprecated. Use `-mtune=' or '-march=' instead.\n}} \ | |
535 | %<mcpu=* \ | |
c93e80a5 JH |
536 | %{mintel-syntax:-masm=intel \ |
537 | %n`-mintel-syntax' is deprecated. Use `-masm=intel' instead.\n} \ | |
538 | %{mno-intel-syntax:-masm=att \ | |
539 | %n`-mno-intel-syntax' is deprecated. Use `-masm=att' instead.\n}" | |
241e1a89 | 540 | #endif |
c98f8742 | 541 | \f |
30efe578 | 542 | /* Target CPU builtins. */ |
1ba7b414 NB |
543 | #define TARGET_CPU_CPP_BUILTINS() \ |
544 | do \ | |
545 | { \ | |
546 | size_t arch_len = strlen (ix86_arch_string); \ | |
9e555526 | 547 | size_t tune_len = strlen (ix86_tune_string); \ |
1ba7b414 | 548 | int last_arch_char = ix86_arch_string[arch_len - 1]; \ |
9e555526 | 549 | int last_tune_char = ix86_tune_string[tune_len - 1]; \ |
1ba7b414 NB |
550 | \ |
551 | if (TARGET_64BIT) \ | |
552 | { \ | |
553 | builtin_assert ("cpu=x86_64"); \ | |
26b0ad13 | 554 | builtin_assert ("machine=x86_64"); \ |
97242ddc JH |
555 | builtin_define ("__amd64"); \ |
556 | builtin_define ("__amd64__"); \ | |
1ba7b414 NB |
557 | builtin_define ("__x86_64"); \ |
558 | builtin_define ("__x86_64__"); \ | |
559 | } \ | |
560 | else \ | |
561 | { \ | |
562 | builtin_assert ("cpu=i386"); \ | |
563 | builtin_assert ("machine=i386"); \ | |
564 | builtin_define_std ("i386"); \ | |
565 | } \ | |
566 | \ | |
9d913bbf | 567 | /* Built-ins based on -mtune= (or -march= if no \ |
9e555526 | 568 | -mtune= given). */ \ |
1ba7b414 NB |
569 | if (TARGET_386) \ |
570 | builtin_define ("__tune_i386__"); \ | |
571 | else if (TARGET_486) \ | |
572 | builtin_define ("__tune_i486__"); \ | |
573 | else if (TARGET_PENTIUM) \ | |
574 | { \ | |
575 | builtin_define ("__tune_i586__"); \ | |
576 | builtin_define ("__tune_pentium__"); \ | |
9e555526 | 577 | if (last_tune_char == 'x') \ |
1ba7b414 NB |
578 | builtin_define ("__tune_pentium_mmx__"); \ |
579 | } \ | |
580 | else if (TARGET_PENTIUMPRO) \ | |
581 | { \ | |
582 | builtin_define ("__tune_i686__"); \ | |
583 | builtin_define ("__tune_pentiumpro__"); \ | |
9e555526 | 584 | switch (last_tune_char) \ |
2e37b0ce RH |
585 | { \ |
586 | case '3': \ | |
587 | builtin_define ("__tune_pentium3__"); \ | |
5efb1046 | 588 | /* FALLTHRU */ \ |
2e37b0ce RH |
589 | case '2': \ |
590 | builtin_define ("__tune_pentium2__"); \ | |
591 | break; \ | |
592 | } \ | |
1ba7b414 NB |
593 | } \ |
594 | else if (TARGET_K6) \ | |
595 | { \ | |
596 | builtin_define ("__tune_k6__"); \ | |
9e555526 | 597 | if (last_tune_char == '2') \ |
1ba7b414 | 598 | builtin_define ("__tune_k6_2__"); \ |
9e555526 | 599 | else if (last_tune_char == '3') \ |
1ba7b414 NB |
600 | builtin_define ("__tune_k6_3__"); \ |
601 | } \ | |
602 | else if (TARGET_ATHLON) \ | |
603 | { \ | |
604 | builtin_define ("__tune_athlon__"); \ | |
605 | /* Only plain "athlon" lacks SSE. */ \ | |
9e555526 | 606 | if (last_tune_char != 'n') \ |
1ba7b414 NB |
607 | builtin_define ("__tune_athlon_sse__"); \ |
608 | } \ | |
4977bab6 ZW |
609 | else if (TARGET_K8) \ |
610 | builtin_define ("__tune_k8__"); \ | |
1ba7b414 NB |
611 | else if (TARGET_PENTIUM4) \ |
612 | builtin_define ("__tune_pentium4__"); \ | |
89c43c0a VM |
613 | else if (TARGET_NOCONA) \ |
614 | builtin_define ("__tune_nocona__"); \ | |
1ba7b414 NB |
615 | \ |
616 | if (TARGET_MMX) \ | |
617 | builtin_define ("__MMX__"); \ | |
618 | if (TARGET_3DNOW) \ | |
619 | builtin_define ("__3dNOW__"); \ | |
620 | if (TARGET_3DNOW_A) \ | |
621 | builtin_define ("__3dNOW_A__"); \ | |
622 | if (TARGET_SSE) \ | |
623 | builtin_define ("__SSE__"); \ | |
624 | if (TARGET_SSE2) \ | |
625 | builtin_define ("__SSE2__"); \ | |
9e200aaf KC |
626 | if (TARGET_SSE3) \ |
627 | builtin_define ("__SSE3__"); \ | |
48ddd46c JH |
628 | if (TARGET_SSE_MATH && TARGET_SSE) \ |
629 | builtin_define ("__SSE_MATH__"); \ | |
630 | if (TARGET_SSE_MATH && TARGET_SSE2) \ | |
631 | builtin_define ("__SSE2_MATH__"); \ | |
1ba7b414 NB |
632 | \ |
633 | /* Built-ins based on -march=. */ \ | |
634 | if (ix86_arch == PROCESSOR_I486) \ | |
635 | { \ | |
636 | builtin_define ("__i486"); \ | |
637 | builtin_define ("__i486__"); \ | |
638 | } \ | |
639 | else if (ix86_arch == PROCESSOR_PENTIUM) \ | |
640 | { \ | |
641 | builtin_define ("__i586"); \ | |
642 | builtin_define ("__i586__"); \ | |
643 | builtin_define ("__pentium"); \ | |
644 | builtin_define ("__pentium__"); \ | |
645 | if (last_arch_char == 'x') \ | |
646 | builtin_define ("__pentium_mmx__"); \ | |
647 | } \ | |
648 | else if (ix86_arch == PROCESSOR_PENTIUMPRO) \ | |
649 | { \ | |
650 | builtin_define ("__i686"); \ | |
651 | builtin_define ("__i686__"); \ | |
652 | builtin_define ("__pentiumpro"); \ | |
653 | builtin_define ("__pentiumpro__"); \ | |
654 | } \ | |
655 | else if (ix86_arch == PROCESSOR_K6) \ | |
656 | { \ | |
657 | \ | |
658 | builtin_define ("__k6"); \ | |
659 | builtin_define ("__k6__"); \ | |
660 | if (last_arch_char == '2') \ | |
661 | builtin_define ("__k6_2__"); \ | |
662 | else if (last_arch_char == '3') \ | |
663 | builtin_define ("__k6_3__"); \ | |
664 | } \ | |
665 | else if (ix86_arch == PROCESSOR_ATHLON) \ | |
666 | { \ | |
667 | builtin_define ("__athlon"); \ | |
668 | builtin_define ("__athlon__"); \ | |
669 | /* Only plain "athlon" lacks SSE. */ \ | |
670 | if (last_arch_char != 'n') \ | |
671 | builtin_define ("__athlon_sse__"); \ | |
672 | } \ | |
4977bab6 ZW |
673 | else if (ix86_arch == PROCESSOR_K8) \ |
674 | { \ | |
675 | builtin_define ("__k8"); \ | |
676 | builtin_define ("__k8__"); \ | |
677 | } \ | |
1ba7b414 NB |
678 | else if (ix86_arch == PROCESSOR_PENTIUM4) \ |
679 | { \ | |
680 | builtin_define ("__pentium4"); \ | |
681 | builtin_define ("__pentium4__"); \ | |
682 | } \ | |
89c43c0a VM |
683 | else if (ix86_arch == PROCESSOR_NOCONA) \ |
684 | { \ | |
685 | builtin_define ("__nocona"); \ | |
686 | builtin_define ("__nocona__"); \ | |
687 | } \ | |
1ba7b414 | 688 | } \ |
30efe578 NB |
689 | while (0) |
690 | ||
f4365627 JH |
691 | #define TARGET_CPU_DEFAULT_i386 0 |
692 | #define TARGET_CPU_DEFAULT_i486 1 | |
693 | #define TARGET_CPU_DEFAULT_pentium 2 | |
91d2f4ba JH |
694 | #define TARGET_CPU_DEFAULT_pentium_mmx 3 |
695 | #define TARGET_CPU_DEFAULT_pentiumpro 4 | |
696 | #define TARGET_CPU_DEFAULT_pentium2 5 | |
697 | #define TARGET_CPU_DEFAULT_pentium3 6 | |
698 | #define TARGET_CPU_DEFAULT_pentium4 7 | |
699 | #define TARGET_CPU_DEFAULT_k6 8 | |
700 | #define TARGET_CPU_DEFAULT_k6_2 9 | |
701 | #define TARGET_CPU_DEFAULT_k6_3 10 | |
702 | #define TARGET_CPU_DEFAULT_athlon 11 | |
703 | #define TARGET_CPU_DEFAULT_athlon_sse 12 | |
4977bab6 | 704 | #define TARGET_CPU_DEFAULT_k8 13 |
5bbeea44 JH |
705 | #define TARGET_CPU_DEFAULT_pentium_m 14 |
706 | #define TARGET_CPU_DEFAULT_prescott 15 | |
eb3d7f9d | 707 | #define TARGET_CPU_DEFAULT_nocona 16 |
f4365627 JH |
708 | |
709 | #define TARGET_CPU_DEFAULT_NAMES {"i386", "i486", "pentium", "pentium-mmx",\ | |
710 | "pentiumpro", "pentium2", "pentium3", \ | |
711 | "pentium4", "k6", "k6-2", "k6-3",\ | |
5bbeea44 JH |
712 | "athlon", "athlon-4", "k8", \ |
713 | "pentium-m", "prescott", "nocona"} | |
0c2dc519 | 714 | |
628714d8 | 715 | #ifndef CC1_SPEC |
8015b78d | 716 | #define CC1_SPEC "%(cc1_cpu) " |
628714d8 RK |
717 | #endif |
718 | ||
719 | /* This macro defines names of additional specifications to put in the | |
720 | specs that can be used in various specifications like CC1_SPEC. Its | |
721 | definition is an initializer with a subgrouping for each command option. | |
bcd86433 SC |
722 | |
723 | Each subgrouping contains a string constant, that defines the | |
188fc5b5 | 724 | specification name, and a string constant that used by the GCC driver |
bcd86433 SC |
725 | program. |
726 | ||
727 | Do not define this macro if it does not need to do anything. */ | |
728 | ||
729 | #ifndef SUBTARGET_EXTRA_SPECS | |
730 | #define SUBTARGET_EXTRA_SPECS | |
731 | #endif | |
732 | ||
733 | #define EXTRA_SPECS \ | |
628714d8 | 734 | { "cc1_cpu", CC1_CPU_SPEC }, \ |
bcd86433 SC |
735 | SUBTARGET_EXTRA_SPECS |
736 | \f | |
c98f8742 JVA |
737 | /* target machine storage layout */ |
738 | ||
968a7562 | 739 | #define LONG_DOUBLE_TYPE_SIZE 80 |
2b589241 | 740 | |
d57a4b98 RH |
741 | /* Set the value of FLT_EVAL_METHOD in float.h. When using only the |
742 | FPU, assume that the fpcw is set to extended precision; when using | |
743 | only SSE, rounding is correct; when using both SSE and the FPU, | |
744 | the rounding precision is indeterminate, since either may be chosen | |
745 | apparently at random. */ | |
746 | #define TARGET_FLT_EVAL_METHOD \ | |
5ccd517a | 747 | (TARGET_MIX_SSE_I387 ? -1 : TARGET_SSE_MATH ? 0 : 2) |
0038aea6 | 748 | |
65d9c0ab JH |
749 | #define SHORT_TYPE_SIZE 16 |
750 | #define INT_TYPE_SIZE 32 | |
751 | #define FLOAT_TYPE_SIZE 32 | |
752 | #define LONG_TYPE_SIZE BITS_PER_WORD | |
65d9c0ab JH |
753 | #define DOUBLE_TYPE_SIZE 64 |
754 | #define LONG_LONG_TYPE_SIZE 64 | |
755 | ||
67adf6a9 | 756 | #if defined (TARGET_BI_ARCH) || TARGET_64BIT_DEFAULT |
0c2dc519 | 757 | #define MAX_BITS_PER_WORD 64 |
0c2dc519 JH |
758 | #else |
759 | #define MAX_BITS_PER_WORD 32 | |
0c2dc519 JH |
760 | #endif |
761 | ||
c98f8742 JVA |
762 | /* Define this if most significant byte of a word is the lowest numbered. */ |
763 | /* That is true on the 80386. */ | |
764 | ||
765 | #define BITS_BIG_ENDIAN 0 | |
766 | ||
767 | /* Define this if most significant byte of a word is the lowest numbered. */ | |
768 | /* That is not true on the 80386. */ | |
769 | #define BYTES_BIG_ENDIAN 0 | |
770 | ||
771 | /* Define this if most significant word of a multiword number is the lowest | |
772 | numbered. */ | |
773 | /* Not true for 80386 */ | |
774 | #define WORDS_BIG_ENDIAN 0 | |
775 | ||
c98f8742 | 776 | /* Width of a word, in units (bytes). */ |
65d9c0ab | 777 | #define UNITS_PER_WORD (TARGET_64BIT ? 8 : 4) |
2e64c636 JH |
778 | #ifdef IN_LIBGCC2 |
779 | #define MIN_UNITS_PER_WORD (TARGET_64BIT ? 8 : 4) | |
780 | #else | |
781 | #define MIN_UNITS_PER_WORD 4 | |
782 | #endif | |
c98f8742 | 783 | |
c98f8742 | 784 | /* Allocation boundary (in *bits*) for storing arguments in argument list. */ |
65d9c0ab | 785 | #define PARM_BOUNDARY BITS_PER_WORD |
c98f8742 | 786 | |
e075ae69 | 787 | /* Boundary (in *bits*) on which stack pointer should be aligned. */ |
65d9c0ab | 788 | #define STACK_BOUNDARY BITS_PER_WORD |
c98f8742 | 789 | |
d1f87653 | 790 | /* Boundary (in *bits*) on which the stack pointer prefers to be |
3af4bd89 | 791 | aligned; the compiler cannot rely on having this alignment. */ |
e075ae69 | 792 | #define PREFERRED_STACK_BOUNDARY ix86_preferred_stack_boundary |
65954bd8 | 793 | |
1d482056 | 794 | /* As of July 2001, many runtimes to not align the stack properly when |
d1f87653 | 795 | entering main. This causes expand_main_function to forcibly align |
1d482056 RH |
796 | the stack, which results in aligned frames for functions called from |
797 | main, though it does nothing for the alignment of main itself. */ | |
798 | #define FORCE_PREFERRED_STACK_BOUNDARY_IN_MAIN \ | |
14f73b5a | 799 | (ix86_preferred_stack_boundary > STACK_BOUNDARY && !TARGET_64BIT) |
1d482056 | 800 | |
f963b5d9 RS |
801 | /* Minimum allocation boundary for the code of a function. */ |
802 | #define FUNCTION_BOUNDARY 8 | |
803 | ||
804 | /* C++ stores the virtual bit in the lowest bit of function pointers. */ | |
805 | #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_pfn | |
c98f8742 | 806 | |
892a2d68 | 807 | /* Alignment of field after `int : 0' in a structure. */ |
c98f8742 | 808 | |
65d9c0ab | 809 | #define EMPTY_FIELD_BOUNDARY BITS_PER_WORD |
c98f8742 JVA |
810 | |
811 | /* Minimum size in bits of the largest boundary to which any | |
812 | and all fundamental data types supported by the hardware | |
813 | might need to be aligned. No data type wants to be aligned | |
17f24ff0 | 814 | rounder than this. |
fce5a9f2 | 815 | |
d1f87653 | 816 | Pentium+ prefers DFmode values to be aligned to 64 bit boundary |
17f24ff0 JH |
817 | and Pentium Pro XFmode values at 128 bit boundaries. */ |
818 | ||
819 | #define BIGGEST_ALIGNMENT 128 | |
820 | ||
822eda12 | 821 | /* Decide whether a variable of mode MODE should be 128 bit aligned. */ |
a7180f70 | 822 | #define ALIGN_MODE_128(MODE) \ |
822eda12 | 823 | ((MODE) == XFmode || (MODE) == TFmode || SSE_REG_MODE_P (MODE)) |
a7180f70 | 824 | |
17f24ff0 | 825 | /* The published ABIs say that doubles should be aligned on word |
d1f87653 | 826 | boundaries, so lower the alignment for structure fields unless |
6fc605d8 | 827 | -malign-double is set. */ |
e932b21b | 828 | |
e83f3cff RH |
829 | /* ??? Blah -- this macro is used directly by libobjc. Since it |
830 | supports no vector modes, cut out the complexity and fall back | |
831 | on BIGGEST_FIELD_ALIGNMENT. */ | |
832 | #ifdef IN_TARGET_LIBS | |
ef49d42e JH |
833 | #ifdef __x86_64__ |
834 | #define BIGGEST_FIELD_ALIGNMENT 128 | |
835 | #else | |
e83f3cff | 836 | #define BIGGEST_FIELD_ALIGNMENT 32 |
ef49d42e | 837 | #endif |
e83f3cff | 838 | #else |
e932b21b JH |
839 | #define ADJUST_FIELD_ALIGN(FIELD, COMPUTED) \ |
840 | x86_field_alignment (FIELD, COMPUTED) | |
e83f3cff | 841 | #endif |
c98f8742 | 842 | |
e5e8a8bf | 843 | /* If defined, a C expression to compute the alignment given to a |
a7180f70 | 844 | constant that is being placed in memory. EXP is the constant |
e5e8a8bf JW |
845 | and ALIGN is the alignment that the object would ordinarily have. |
846 | The value of this macro is used instead of that alignment to align | |
847 | the object. | |
848 | ||
849 | If this macro is not defined, then ALIGN is used. | |
850 | ||
851 | The typical use of this macro is to increase alignment for string | |
852 | constants to be word aligned so that `strcpy' calls that copy | |
853 | constants can be done inline. */ | |
854 | ||
d9a5f180 | 855 | #define CONSTANT_ALIGNMENT(EXP, ALIGN) ix86_constant_alignment ((EXP), (ALIGN)) |
d4ba09c0 | 856 | |
8a022443 JW |
857 | /* If defined, a C expression to compute the alignment for a static |
858 | variable. TYPE is the data type, and ALIGN is the alignment that | |
859 | the object would ordinarily have. The value of this macro is used | |
860 | instead of that alignment to align the object. | |
861 | ||
862 | If this macro is not defined, then ALIGN is used. | |
863 | ||
864 | One use of this macro is to increase alignment of medium-size | |
865 | data to make it all fit in fewer cache lines. Another is to | |
866 | cause character arrays to be word-aligned so that `strcpy' calls | |
867 | that copy constants to character arrays can be done inline. */ | |
868 | ||
d9a5f180 | 869 | #define DATA_ALIGNMENT(TYPE, ALIGN) ix86_data_alignment ((TYPE), (ALIGN)) |
d16790f2 JW |
870 | |
871 | /* If defined, a C expression to compute the alignment for a local | |
872 | variable. TYPE is the data type, and ALIGN is the alignment that | |
873 | the object would ordinarily have. The value of this macro is used | |
874 | instead of that alignment to align the object. | |
875 | ||
876 | If this macro is not defined, then ALIGN is used. | |
877 | ||
878 | One use of this macro is to increase alignment of medium-size | |
879 | data to make it all fit in fewer cache lines. */ | |
880 | ||
d9a5f180 | 881 | #define LOCAL_ALIGNMENT(TYPE, ALIGN) ix86_local_alignment ((TYPE), (ALIGN)) |
8a022443 | 882 | |
53c17031 JH |
883 | /* If defined, a C expression that gives the alignment boundary, in |
884 | bits, of an argument with the specified mode and type. If it is | |
885 | not defined, `PARM_BOUNDARY' is used for all arguments. */ | |
886 | ||
d9a5f180 GS |
887 | #define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \ |
888 | ix86_function_arg_boundary ((MODE), (TYPE)) | |
53c17031 | 889 | |
9cd10576 | 890 | /* Set this nonzero if move instructions will actually fail to work |
c98f8742 | 891 | when given unaligned data. */ |
b4ac57ab | 892 | #define STRICT_ALIGNMENT 0 |
c98f8742 JVA |
893 | |
894 | /* If bit field type is int, don't let it cross an int, | |
895 | and give entire struct the alignment of an int. */ | |
43a88a8c | 896 | /* Required on the 386 since it doesn't have bit-field insns. */ |
c98f8742 | 897 | #define PCC_BITFIELD_TYPE_MATTERS 1 |
c98f8742 JVA |
898 | \f |
899 | /* Standard register usage. */ | |
900 | ||
901 | /* This processor has special stack-like registers. See reg-stack.c | |
892a2d68 | 902 | for details. */ |
c98f8742 JVA |
903 | |
904 | #define STACK_REGS | |
d9a5f180 | 905 | #define IS_STACK_MODE(MODE) \ |
f8a1ebc6 | 906 | ((MODE) == DFmode || (MODE) == SFmode || (MODE) == XFmode) \ |
c98f8742 JVA |
907 | |
908 | /* Number of actual hardware registers. | |
909 | The hardware registers are assigned numbers for the compiler | |
910 | from 0 to just below FIRST_PSEUDO_REGISTER. | |
911 | All registers that the compiler knows about must be given numbers, | |
912 | even those that are not normally considered general registers. | |
913 | ||
914 | In the 80386 we give the 8 general purpose registers the numbers 0-7. | |
915 | We number the floating point registers 8-15. | |
916 | Note that registers 0-7 can be accessed as a short or int, | |
917 | while only 0-3 may be used with byte `mov' instructions. | |
918 | ||
919 | Reg 16 does not correspond to any hardware register, but instead | |
920 | appears in the RTL as an argument pointer prior to reload, and is | |
921 | eliminated during reloading in favor of either the stack or frame | |
892a2d68 | 922 | pointer. */ |
c98f8742 | 923 | |
3f3f2124 | 924 | #define FIRST_PSEUDO_REGISTER 53 |
c98f8742 | 925 | |
3073d01c ML |
926 | /* Number of hardware registers that go into the DWARF-2 unwind info. |
927 | If not defined, equals FIRST_PSEUDO_REGISTER. */ | |
928 | ||
929 | #define DWARF_FRAME_REGISTERS 17 | |
930 | ||
c98f8742 JVA |
931 | /* 1 for registers that have pervasive standard uses |
932 | and are not available for the register allocator. | |
3f3f2124 | 933 | On the 80386, the stack pointer is such, as is the arg pointer. |
fce5a9f2 | 934 | |
5bdc5878 | 935 | The value is a mask - bit 1 is set for fixed registers |
3f3f2124 JH |
936 | for 32bit target, while 2 is set for fixed registers for 64bit. |
937 | Proper value is computed in the CONDITIONAL_REGISTER_USAGE. | |
938 | */ | |
a7180f70 BS |
939 | #define FIXED_REGISTERS \ |
940 | /*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/ \ | |
3f3f2124 | 941 | { 0, 0, 0, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, \ |
a7180f70 | 942 | /*arg,flags,fpsr,dir,frame*/ \ |
3f3f2124 | 943 | 3, 3, 3, 3, 3, \ |
a7180f70 BS |
944 | /*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/ \ |
945 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
946 | /*mmx0,mmx1,mmx2,mmx3,mmx4,mmx5,mmx6,mmx7*/ \ | |
3f3f2124 JH |
947 | 0, 0, 0, 0, 0, 0, 0, 0, \ |
948 | /* r8, r9, r10, r11, r12, r13, r14, r15*/ \ | |
949 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
950 | /*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/ \ | |
951 | 1, 1, 1, 1, 1, 1, 1, 1} | |
fce5a9f2 | 952 | |
c98f8742 JVA |
953 | |
954 | /* 1 for registers not available across function calls. | |
955 | These must include the FIXED_REGISTERS and also any | |
956 | registers that can be used without being saved. | |
957 | The latter must include the registers where values are returned | |
958 | and the register where structure-value addresses are passed. | |
fce5a9f2 EC |
959 | Aside from that, you can include as many other registers as you like. |
960 | ||
5bdc5878 | 961 | The value is a mask - bit 1 is set for call used |
3f3f2124 JH |
962 | for 32bit target, while 2 is set for call used for 64bit. |
963 | Proper value is computed in the CONDITIONAL_REGISTER_USAGE. | |
964 | */ | |
a7180f70 BS |
965 | #define CALL_USED_REGISTERS \ |
966 | /*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/ \ | |
3f3f2124 | 967 | { 3, 3, 3, 0, 2, 2, 0, 3, 3, 3, 3, 3, 3, 3, 3, 3, \ |
a7180f70 | 968 | /*arg,flags,fpsr,dir,frame*/ \ |
3f3f2124 | 969 | 3, 3, 3, 3, 3, \ |
a7180f70 | 970 | /*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/ \ |
3f3f2124 | 971 | 3, 3, 3, 3, 3, 3, 3, 3, \ |
a7180f70 | 972 | /*mmx0,mmx1,mmx2,mmx3,mmx4,mmx5,mmx6,mmx7*/ \ |
3f3f2124 JH |
973 | 3, 3, 3, 3, 3, 3, 3, 3, \ |
974 | /* r8, r9, r10, r11, r12, r13, r14, r15*/ \ | |
975 | 3, 3, 3, 3, 1, 1, 1, 1, \ | |
976 | /*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/ \ | |
977 | 3, 3, 3, 3, 3, 3, 3, 3} \ | |
c98f8742 | 978 | |
3b3c6a3f MM |
979 | /* Order in which to allocate registers. Each register must be |
980 | listed once, even those in FIXED_REGISTERS. List frame pointer | |
981 | late and fixed registers last. Note that, in general, we prefer | |
982 | registers listed in CALL_USED_REGISTERS, keeping the others | |
983 | available for storage of persistent values. | |
984 | ||
162f023b JH |
985 | The ORDER_REGS_FOR_LOCAL_ALLOC actually overwrite the order, |
986 | so this is just empty initializer for array. */ | |
3b3c6a3f | 987 | |
162f023b JH |
988 | #define REG_ALLOC_ORDER \ |
989 | { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17,\ | |
990 | 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, \ | |
991 | 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \ | |
992 | 48, 49, 50, 51, 52 } | |
3b3c6a3f | 993 | |
162f023b JH |
994 | /* ORDER_REGS_FOR_LOCAL_ALLOC is a macro which permits reg_alloc_order |
995 | to be rearranged based on a particular function. When using sse math, | |
d1f87653 | 996 | we want to allocate SSE before x87 registers and vice vera. */ |
3b3c6a3f | 997 | |
162f023b | 998 | #define ORDER_REGS_FOR_LOCAL_ALLOC x86_order_regs_for_local_alloc () |
3b3c6a3f | 999 | |
f5316dfe | 1000 | |
c98f8742 | 1001 | /* Macro to conditionally modify fixed_regs/call_used_regs. */ |
a7180f70 | 1002 | #define CONDITIONAL_REGISTER_USAGE \ |
d9a5f180 | 1003 | do { \ |
3f3f2124 JH |
1004 | int i; \ |
1005 | for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \ | |
1006 | { \ | |
1007 | fixed_regs[i] = (fixed_regs[i] & (TARGET_64BIT ? 2 : 1)) != 0; \ | |
1008 | call_used_regs[i] = (call_used_regs[i] \ | |
1009 | & (TARGET_64BIT ? 2 : 1)) != 0; \ | |
1010 | } \ | |
5b43fed1 | 1011 | if (PIC_OFFSET_TABLE_REGNUM != INVALID_REGNUM) \ |
a7180f70 BS |
1012 | { \ |
1013 | fixed_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \ | |
1014 | call_used_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \ | |
1015 | } \ | |
1016 | if (! TARGET_MMX) \ | |
1017 | { \ | |
1018 | int i; \ | |
1019 | for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \ | |
1020 | if (TEST_HARD_REG_BIT (reg_class_contents[(int)MMX_REGS], i)) \ | |
1021 | fixed_regs[i] = call_used_regs[i] = 1; \ | |
1022 | } \ | |
1023 | if (! TARGET_SSE) \ | |
1024 | { \ | |
1025 | int i; \ | |
1026 | for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \ | |
1027 | if (TEST_HARD_REG_BIT (reg_class_contents[(int)SSE_REGS], i)) \ | |
1028 | fixed_regs[i] = call_used_regs[i] = 1; \ | |
1029 | } \ | |
1030 | if (! TARGET_80387 && ! TARGET_FLOAT_RETURNS_IN_80387) \ | |
1031 | { \ | |
1032 | int i; \ | |
1033 | HARD_REG_SET x; \ | |
1034 | COPY_HARD_REG_SET (x, reg_class_contents[(int)FLOAT_REGS]); \ | |
1035 | for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \ | |
1036 | if (TEST_HARD_REG_BIT (x, i)) \ | |
1037 | fixed_regs[i] = call_used_regs[i] = 1; \ | |
1038 | } \ | |
d9a5f180 | 1039 | } while (0) |
c98f8742 JVA |
1040 | |
1041 | /* Return number of consecutive hard regs needed starting at reg REGNO | |
1042 | to hold something of mode MODE. | |
1043 | This is ordinarily the length in words of a value of mode MODE | |
1044 | but can be less for certain modes in special long registers. | |
1045 | ||
fce5a9f2 | 1046 | Actually there are no two word move instructions for consecutive |
c98f8742 JVA |
1047 | registers. And only registers 0-3 may have mov byte instructions |
1048 | applied to them. | |
1049 | */ | |
1050 | ||
1051 | #define HARD_REGNO_NREGS(REGNO, MODE) \ | |
92d0fb09 JH |
1052 | (FP_REGNO_P (REGNO) || SSE_REGNO_P (REGNO) || MMX_REGNO_P (REGNO) \ |
1053 | ? (COMPLEX_MODE_P (MODE) ? 2 : 1) \ | |
f8a1ebc6 | 1054 | : ((MODE) == XFmode \ |
92d0fb09 | 1055 | ? (TARGET_64BIT ? 2 : 3) \ |
f8a1ebc6 | 1056 | : (MODE) == XCmode \ |
92d0fb09 | 1057 | ? (TARGET_64BIT ? 4 : 6) \ |
2b589241 | 1058 | : ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD))) |
c98f8742 | 1059 | |
fbe5eb6d BS |
1060 | #define VALID_SSE2_REG_MODE(MODE) \ |
1061 | ((MODE) == V16QImode || (MODE) == V8HImode || (MODE) == V2DFmode \ | |
1062 | || (MODE) == V2DImode) | |
1063 | ||
d9a5f180 GS |
1064 | #define VALID_SSE_REG_MODE(MODE) \ |
1065 | ((MODE) == TImode || (MODE) == V4SFmode || (MODE) == V4SImode \ | |
f8a1ebc6 | 1066 | || (MODE) == SFmode || (MODE) == TFmode \ |
fbe5eb6d BS |
1067 | /* Always accept SSE2 modes so that xmmintrin.h compiles. */ \ |
1068 | || VALID_SSE2_REG_MODE (MODE) \ | |
141e454b | 1069 | || (TARGET_SSE2 && ((MODE) == DFmode || VALID_MMX_REG_MODE (MODE)))) |
a7180f70 | 1070 | |
47f339cf BS |
1071 | #define VALID_MMX_REG_MODE_3DNOW(MODE) \ |
1072 | ((MODE) == V2SFmode || (MODE) == SFmode) | |
1073 | ||
d9a5f180 GS |
1074 | #define VALID_MMX_REG_MODE(MODE) \ |
1075 | ((MODE) == DImode || (MODE) == V8QImode || (MODE) == V4HImode \ | |
a7180f70 BS |
1076 | || (MODE) == V2SImode || (MODE) == SImode) |
1077 | ||
1078 | #define VECTOR_MODE_SUPPORTED_P(MODE) \ | |
1079 | (VALID_SSE_REG_MODE (MODE) && TARGET_SSE ? 1 \ | |
47f339cf BS |
1080 | : VALID_MMX_REG_MODE (MODE) && TARGET_MMX ? 1 \ |
1081 | : VALID_MMX_REG_MODE_3DNOW (MODE) && TARGET_3DNOW ? 1 : 0) | |
a7180f70 | 1082 | |
d9a5f180 | 1083 | #define VALID_FP_MODE_P(MODE) \ |
f8a1ebc6 JH |
1084 | ((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode \ |
1085 | || (MODE) == SCmode || (MODE) == DCmode || (MODE) == XCmode) \ | |
a946dd00 | 1086 | |
d9a5f180 GS |
1087 | #define VALID_INT_MODE_P(MODE) \ |
1088 | ((MODE) == QImode || (MODE) == HImode || (MODE) == SImode \ | |
1089 | || (MODE) == DImode \ | |
1090 | || (MODE) == CQImode || (MODE) == CHImode || (MODE) == CSImode \ | |
1091 | || (MODE) == CDImode \ | |
f8a1ebc6 JH |
1092 | || (TARGET_64BIT && ((MODE) == TImode || (MODE) == CTImode \ |
1093 | || (MODE) == TFmode || (MODE) == TCmode))) | |
a946dd00 | 1094 | |
822eda12 JH |
1095 | /* Return true for modes passed in SSE registers. */ |
1096 | #define SSE_REG_MODE_P(MODE) \ | |
f8a1ebc6 | 1097 | ((MODE) == TImode || (MODE) == V16QImode || (MODE) == TFmode \ |
822eda12 JH |
1098 | || (MODE) == V8HImode || (MODE) == V2DFmode || (MODE) == V2DImode \ |
1099 | || (MODE) == V4SFmode || (MODE) == V4SImode) | |
1100 | ||
1101 | /* Return true for modes passed in MMX registers. */ | |
1102 | #define MMX_REG_MODE_P(MODE) \ | |
1103 | ((MODE) == V8QImode || (MODE) == V4HImode || (MODE) == V2SImode \ | |
1104 | || (MODE) == V2SFmode) | |
1105 | ||
e075ae69 | 1106 | /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. */ |
48227a2c | 1107 | |
a946dd00 | 1108 | #define HARD_REGNO_MODE_OK(REGNO, MODE) \ |
d9a5f180 | 1109 | ix86_hard_regno_mode_ok ((REGNO), (MODE)) |
c98f8742 JVA |
1110 | |
1111 | /* Value is 1 if it is a good idea to tie two pseudo registers | |
1112 | when one has mode MODE1 and one has mode MODE2. | |
1113 | If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2, | |
1114 | for any hard reg, then this must be 0 for correct output. */ | |
1115 | ||
95912252 RH |
1116 | #define MODES_TIEABLE_P(MODE1, MODE2) \ |
1117 | ((MODE1) == (MODE2) \ | |
d2836273 JH |
1118 | || (((MODE1) == HImode || (MODE1) == SImode \ |
1119 | || ((MODE1) == QImode \ | |
1120 | && (TARGET_64BIT || !TARGET_PARTIAL_REG_STALL)) \ | |
1121 | || ((MODE1) == DImode && TARGET_64BIT)) \ | |
1122 | && ((MODE2) == HImode || (MODE2) == SImode \ | |
a64d0bc6 | 1123 | || ((MODE2) == QImode \ |
d2836273 JH |
1124 | && (TARGET_64BIT || !TARGET_PARTIAL_REG_STALL)) \ |
1125 | || ((MODE2) == DImode && TARGET_64BIT)))) | |
1126 | ||
ff25ef99 ZD |
1127 | /* It is possible to write patterns to move flags; but until someone |
1128 | does it, */ | |
1129 | #define AVOID_CCMODE_COPIES | |
c98f8742 | 1130 | |
e075ae69 | 1131 | /* Specify the modes required to caller save a given hard regno. |
787dc842 | 1132 | We do this on i386 to prevent flags from being saved at all. |
e075ae69 | 1133 | |
787dc842 JH |
1134 | Kill any attempts to combine saving of modes. */ |
1135 | ||
d9a5f180 GS |
1136 | #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \ |
1137 | (CC_REGNO_P (REGNO) ? VOIDmode \ | |
1138 | : (MODE) == VOIDmode && (NREGS) != 1 ? VOIDmode \ | |
fee226d2 | 1139 | : (MODE) == VOIDmode ? choose_hard_reg_mode ((REGNO), (NREGS), false)\ |
d9a5f180 GS |
1140 | : (MODE) == HImode && !TARGET_PARTIAL_REG_STALL ? SImode \ |
1141 | : (MODE) == QImode && (REGNO) >= 4 && !TARGET_64BIT ? SImode \ | |
d2836273 | 1142 | : (MODE)) |
c98f8742 JVA |
1143 | /* Specify the registers used for certain standard purposes. |
1144 | The values of these macros are register numbers. */ | |
1145 | ||
1146 | /* on the 386 the pc register is %eip, and is not usable as a general | |
1147 | register. The ordinary mov instructions won't work */ | |
1148 | /* #define PC_REGNUM */ | |
1149 | ||
1150 | /* Register to use for pushing function arguments. */ | |
1151 | #define STACK_POINTER_REGNUM 7 | |
1152 | ||
1153 | /* Base register for access to local variables of the function. */ | |
564d80f4 JH |
1154 | #define HARD_FRAME_POINTER_REGNUM 6 |
1155 | ||
1156 | /* Base register for access to local variables of the function. */ | |
1157 | #define FRAME_POINTER_REGNUM 20 | |
c98f8742 JVA |
1158 | |
1159 | /* First floating point reg */ | |
1160 | #define FIRST_FLOAT_REG 8 | |
1161 | ||
1162 | /* First & last stack-like regs */ | |
1163 | #define FIRST_STACK_REG FIRST_FLOAT_REG | |
1164 | #define LAST_STACK_REG (FIRST_FLOAT_REG + 7) | |
1165 | ||
a7180f70 BS |
1166 | #define FIRST_SSE_REG (FRAME_POINTER_REGNUM + 1) |
1167 | #define LAST_SSE_REG (FIRST_SSE_REG + 7) | |
fce5a9f2 | 1168 | |
a7180f70 BS |
1169 | #define FIRST_MMX_REG (LAST_SSE_REG + 1) |
1170 | #define LAST_MMX_REG (FIRST_MMX_REG + 7) | |
1171 | ||
3f3f2124 JH |
1172 | #define FIRST_REX_INT_REG (LAST_MMX_REG + 1) |
1173 | #define LAST_REX_INT_REG (FIRST_REX_INT_REG + 7) | |
1174 | ||
1175 | #define FIRST_REX_SSE_REG (LAST_REX_INT_REG + 1) | |
1176 | #define LAST_REX_SSE_REG (FIRST_REX_SSE_REG + 7) | |
1177 | ||
c98f8742 JVA |
1178 | /* Value should be nonzero if functions must have frame pointers. |
1179 | Zero means the frame pointer need not be set up (and parms | |
1180 | may be accessed via the stack pointer) in functions that seem suitable. | |
1181 | This is computed in `reload', in reload1.c. */ | |
6fca22eb RH |
1182 | #define FRAME_POINTER_REQUIRED ix86_frame_pointer_required () |
1183 | ||
1184 | /* Override this in other tm.h files to cope with various OS losage | |
1185 | requiring a frame pointer. */ | |
1186 | #ifndef SUBTARGET_FRAME_POINTER_REQUIRED | |
1187 | #define SUBTARGET_FRAME_POINTER_REQUIRED 0 | |
1188 | #endif | |
1189 | ||
1190 | /* Make sure we can access arbitrary call frames. */ | |
1191 | #define SETUP_FRAME_ADDRESSES() ix86_setup_frame_addresses () | |
c98f8742 JVA |
1192 | |
1193 | /* Base register for access to arguments of the function. */ | |
1194 | #define ARG_POINTER_REGNUM 16 | |
1195 | ||
d2836273 JH |
1196 | /* Register in which static-chain is passed to a function. |
1197 | We do use ECX as static chain register for 32 bit ABI. On the | |
1198 | 64bit ABI, ECX is an argument register, so we use R10 instead. */ | |
1199 | #define STATIC_CHAIN_REGNUM (TARGET_64BIT ? FIRST_REX_INT_REG + 10 - 8 : 2) | |
c98f8742 JVA |
1200 | |
1201 | /* Register to hold the addressing base for position independent | |
5b43fed1 RH |
1202 | code access to data items. We don't use PIC pointer for 64bit |
1203 | mode. Define the regnum to dummy value to prevent gcc from | |
fce5a9f2 | 1204 | pessimizing code dealing with EBX. |
bd09bdeb RH |
1205 | |
1206 | To avoid clobbering a call-saved register unnecessarily, we renumber | |
1207 | the pic register when possible. The change is visible after the | |
1208 | prologue has been emitted. */ | |
1209 | ||
1210 | #define REAL_PIC_OFFSET_TABLE_REGNUM 3 | |
1211 | ||
1212 | #define PIC_OFFSET_TABLE_REGNUM \ | |
1213 | (TARGET_64BIT || !flag_pic ? INVALID_REGNUM \ | |
1214 | : reload_completed ? REGNO (pic_offset_table_rtx) \ | |
1215 | : REAL_PIC_OFFSET_TABLE_REGNUM) | |
c98f8742 | 1216 | |
5fc0e5df KW |
1217 | #define GOT_SYMBOL_NAME "_GLOBAL_OFFSET_TABLE_" |
1218 | ||
713225d4 MM |
1219 | /* A C expression which can inhibit the returning of certain function |
1220 | values in registers, based on the type of value. A nonzero value | |
1221 | says to return the function value in memory, just as large | |
1222 | structures are always returned. Here TYPE will be a C expression | |
1223 | of type `tree', representing the data type of the value. | |
1224 | ||
1225 | Note that values of mode `BLKmode' must be explicitly handled by | |
1226 | this macro. Also, the option `-fpcc-struct-return' takes effect | |
1227 | regardless of this macro. On most systems, it is possible to | |
1228 | leave the macro undefined; this causes a default definition to be | |
1229 | used, whose value is the constant 1 for `BLKmode' values, and 0 | |
1230 | otherwise. | |
1231 | ||
1232 | Do not use this macro to indicate that structures and unions | |
1233 | should always be returned in memory. You should instead use | |
1234 | `DEFAULT_PCC_STRUCT_RETURN' to indicate this. */ | |
1235 | ||
d9a5f180 | 1236 | #define RETURN_IN_MEMORY(TYPE) \ |
53c17031 | 1237 | ix86_return_in_memory (TYPE) |
713225d4 | 1238 | |
c51e6d85 | 1239 | /* This is overridden by <cygwin.h>. */ |
5e062767 DS |
1240 | #define MS_AGGREGATE_RETURN 0 |
1241 | ||
c98f8742 JVA |
1242 | \f |
1243 | /* Define the classes of registers for register constraints in the | |
1244 | machine description. Also define ranges of constants. | |
1245 | ||
1246 | One of the classes must always be named ALL_REGS and include all hard regs. | |
1247 | If there is more than one class, another class must be named NO_REGS | |
1248 | and contain no registers. | |
1249 | ||
1250 | The name GENERAL_REGS must be the name of a class (or an alias for | |
1251 | another name such as ALL_REGS). This is the class of registers | |
1252 | that is allowed by "g" or "r" in a register constraint. | |
1253 | Also, registers outside this class are allocated only when | |
1254 | instructions express preferences for them. | |
1255 | ||
1256 | The classes must be numbered in nondecreasing order; that is, | |
1257 | a larger-numbered class must never be contained completely | |
1258 | in a smaller-numbered class. | |
1259 | ||
1260 | For any two classes, it is very desirable that there be another | |
ab408a86 JVA |
1261 | class that represents their union. |
1262 | ||
1263 | It might seem that class BREG is unnecessary, since no useful 386 | |
1264 | opcode needs reg %ebx. But some systems pass args to the OS in ebx, | |
e075ae69 RH |
1265 | and the "b" register constraint is useful in asms for syscalls. |
1266 | ||
1267 | The flags and fpsr registers are in no class. */ | |
c98f8742 JVA |
1268 | |
1269 | enum reg_class | |
1270 | { | |
1271 | NO_REGS, | |
e075ae69 | 1272 | AREG, DREG, CREG, BREG, SIREG, DIREG, |
4b71cd6e | 1273 | AD_REGS, /* %eax/%edx for DImode */ |
c98f8742 | 1274 | Q_REGS, /* %eax %ebx %ecx %edx */ |
564d80f4 | 1275 | NON_Q_REGS, /* %esi %edi %ebp %esp */ |
c98f8742 | 1276 | INDEX_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp */ |
3f3f2124 JH |
1277 | LEGACY_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp %esp */ |
1278 | GENERAL_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp %esp %r8 - %r15*/ | |
c98f8742 JVA |
1279 | FP_TOP_REG, FP_SECOND_REG, /* %st(0) %st(1) */ |
1280 | FLOAT_REGS, | |
a7180f70 BS |
1281 | SSE_REGS, |
1282 | MMX_REGS, | |
446988df JH |
1283 | FP_TOP_SSE_REGS, |
1284 | FP_SECOND_SSE_REGS, | |
1285 | FLOAT_SSE_REGS, | |
1286 | FLOAT_INT_REGS, | |
1287 | INT_SSE_REGS, | |
1288 | FLOAT_INT_SSE_REGS, | |
c98f8742 JVA |
1289 | ALL_REGS, LIM_REG_CLASSES |
1290 | }; | |
1291 | ||
d9a5f180 GS |
1292 | #define N_REG_CLASSES ((int) LIM_REG_CLASSES) |
1293 | ||
1294 | #define INTEGER_CLASS_P(CLASS) \ | |
1295 | reg_class_subset_p ((CLASS), GENERAL_REGS) | |
1296 | #define FLOAT_CLASS_P(CLASS) \ | |
1297 | reg_class_subset_p ((CLASS), FLOAT_REGS) | |
1298 | #define SSE_CLASS_P(CLASS) \ | |
1299 | reg_class_subset_p ((CLASS), SSE_REGS) | |
1300 | #define MMX_CLASS_P(CLASS) \ | |
1301 | reg_class_subset_p ((CLASS), MMX_REGS) | |
1302 | #define MAYBE_INTEGER_CLASS_P(CLASS) \ | |
1303 | reg_classes_intersect_p ((CLASS), GENERAL_REGS) | |
1304 | #define MAYBE_FLOAT_CLASS_P(CLASS) \ | |
1305 | reg_classes_intersect_p ((CLASS), FLOAT_REGS) | |
1306 | #define MAYBE_SSE_CLASS_P(CLASS) \ | |
1307 | reg_classes_intersect_p (SSE_REGS, (CLASS)) | |
1308 | #define MAYBE_MMX_CLASS_P(CLASS) \ | |
1309 | reg_classes_intersect_p (MMX_REGS, (CLASS)) | |
1310 | ||
1311 | #define Q_CLASS_P(CLASS) \ | |
1312 | reg_class_subset_p ((CLASS), Q_REGS) | |
7c6b971d | 1313 | |
43f3a59d | 1314 | /* Give names of register classes as strings for dump file. */ |
c98f8742 JVA |
1315 | |
1316 | #define REG_CLASS_NAMES \ | |
1317 | { "NO_REGS", \ | |
ab408a86 | 1318 | "AREG", "DREG", "CREG", "BREG", \ |
c98f8742 | 1319 | "SIREG", "DIREG", \ |
e075ae69 RH |
1320 | "AD_REGS", \ |
1321 | "Q_REGS", "NON_Q_REGS", \ | |
c98f8742 | 1322 | "INDEX_REGS", \ |
3f3f2124 | 1323 | "LEGACY_REGS", \ |
c98f8742 JVA |
1324 | "GENERAL_REGS", \ |
1325 | "FP_TOP_REG", "FP_SECOND_REG", \ | |
1326 | "FLOAT_REGS", \ | |
a7180f70 BS |
1327 | "SSE_REGS", \ |
1328 | "MMX_REGS", \ | |
446988df JH |
1329 | "FP_TOP_SSE_REGS", \ |
1330 | "FP_SECOND_SSE_REGS", \ | |
1331 | "FLOAT_SSE_REGS", \ | |
8fcaaa80 | 1332 | "FLOAT_INT_REGS", \ |
446988df JH |
1333 | "INT_SSE_REGS", \ |
1334 | "FLOAT_INT_SSE_REGS", \ | |
c98f8742 JVA |
1335 | "ALL_REGS" } |
1336 | ||
1337 | /* Define which registers fit in which classes. | |
1338 | This is an initializer for a vector of HARD_REG_SET | |
1339 | of length N_REG_CLASSES. */ | |
1340 | ||
a7180f70 | 1341 | #define REG_CLASS_CONTENTS \ |
3f3f2124 JH |
1342 | { { 0x00, 0x0 }, \ |
1343 | { 0x01, 0x0 }, { 0x02, 0x0 }, /* AREG, DREG */ \ | |
1344 | { 0x04, 0x0 }, { 0x08, 0x0 }, /* CREG, BREG */ \ | |
1345 | { 0x10, 0x0 }, { 0x20, 0x0 }, /* SIREG, DIREG */ \ | |
1346 | { 0x03, 0x0 }, /* AD_REGS */ \ | |
1347 | { 0x0f, 0x0 }, /* Q_REGS */ \ | |
1348 | { 0x1100f0, 0x1fe0 }, /* NON_Q_REGS */ \ | |
1349 | { 0x7f, 0x1fe0 }, /* INDEX_REGS */ \ | |
1350 | { 0x1100ff, 0x0 }, /* LEGACY_REGS */ \ | |
1351 | { 0x1100ff, 0x1fe0 }, /* GENERAL_REGS */ \ | |
1352 | { 0x100, 0x0 }, { 0x0200, 0x0 },/* FP_TOP_REG, FP_SECOND_REG */\ | |
1353 | { 0xff00, 0x0 }, /* FLOAT_REGS */ \ | |
1354 | { 0x1fe00000,0x1fe000 }, /* SSE_REGS */ \ | |
1355 | { 0xe0000000, 0x1f }, /* MMX_REGS */ \ | |
1356 | { 0x1fe00100,0x1fe000 }, /* FP_TOP_SSE_REG */ \ | |
1357 | { 0x1fe00200,0x1fe000 }, /* FP_SECOND_SSE_REG */ \ | |
1358 | { 0x1fe0ff00,0x1fe000 }, /* FLOAT_SSE_REGS */ \ | |
1359 | { 0x1ffff, 0x1fe0 }, /* FLOAT_INT_REGS */ \ | |
1360 | { 0x1fe100ff,0x1fffe0 }, /* INT_SSE_REGS */ \ | |
1361 | { 0x1fe1ffff,0x1fffe0 }, /* FLOAT_INT_SSE_REGS */ \ | |
1362 | { 0xffffffff,0x1fffff } \ | |
e075ae69 | 1363 | } |
c98f8742 JVA |
1364 | |
1365 | /* The same information, inverted: | |
1366 | Return the class number of the smallest class containing | |
1367 | reg number REGNO. This could be a conditional expression | |
1368 | or could index an array. */ | |
1369 | ||
c98f8742 JVA |
1370 | #define REGNO_REG_CLASS(REGNO) (regclass_map[REGNO]) |
1371 | ||
1372 | /* When defined, the compiler allows registers explicitly used in the | |
1373 | rtl to be used as spill registers but prevents the compiler from | |
892a2d68 | 1374 | extending the lifetime of these registers. */ |
c98f8742 | 1375 | |
2922fe9e | 1376 | #define SMALL_REGISTER_CLASSES 1 |
c98f8742 JVA |
1377 | |
1378 | #define QI_REG_P(X) \ | |
1379 | (REG_P (X) && REGNO (X) < 4) | |
3f3f2124 | 1380 | |
d9a5f180 GS |
1381 | #define GENERAL_REGNO_P(N) \ |
1382 | ((N) < 8 || REX_INT_REGNO_P (N)) | |
3f3f2124 JH |
1383 | |
1384 | #define GENERAL_REG_P(X) \ | |
6189a572 | 1385 | (REG_P (X) && GENERAL_REGNO_P (REGNO (X))) |
3f3f2124 JH |
1386 | |
1387 | #define ANY_QI_REG_P(X) (TARGET_64BIT ? GENERAL_REG_P(X) : QI_REG_P (X)) | |
1388 | ||
c98f8742 JVA |
1389 | #define NON_QI_REG_P(X) \ |
1390 | (REG_P (X) && REGNO (X) >= 4 && REGNO (X) < FIRST_PSEUDO_REGISTER) | |
1391 | ||
d9a5f180 | 1392 | #define REX_INT_REGNO_P(N) ((N) >= FIRST_REX_INT_REG && (N) <= LAST_REX_INT_REG) |
3f3f2124 JH |
1393 | #define REX_INT_REG_P(X) (REG_P (X) && REX_INT_REGNO_P (REGNO (X))) |
1394 | ||
c98f8742 | 1395 | #define FP_REG_P(X) (REG_P (X) && FP_REGNO_P (REGNO (X))) |
d9a5f180 | 1396 | #define FP_REGNO_P(N) ((N) >= FIRST_STACK_REG && (N) <= LAST_STACK_REG) |
446988df | 1397 | #define ANY_FP_REG_P(X) (REG_P (X) && ANY_FP_REGNO_P (REGNO (X))) |
d9a5f180 | 1398 | #define ANY_FP_REGNO_P(N) (FP_REGNO_P (N) || SSE_REGNO_P (N)) |
a7180f70 | 1399 | |
d9a5f180 GS |
1400 | #define SSE_REGNO_P(N) \ |
1401 | (((N) >= FIRST_SSE_REG && (N) <= LAST_SSE_REG) \ | |
1402 | || ((N) >= FIRST_REX_SSE_REG && (N) <= LAST_REX_SSE_REG)) | |
3f3f2124 | 1403 | |
4977bab6 ZW |
1404 | #define REX_SSE_REGNO_P(N) \ |
1405 | ((N) >= FIRST_REX_SSE_REG && (N) <= LAST_REX_SSE_REG) | |
1406 | ||
d9a5f180 GS |
1407 | #define SSE_REGNO(N) \ |
1408 | ((N) < 8 ? FIRST_SSE_REG + (N) : FIRST_REX_SSE_REG + (N) - 8) | |
1409 | #define SSE_REG_P(N) (REG_P (N) && SSE_REGNO_P (REGNO (N))) | |
446988df | 1410 | |
d9a5f180 | 1411 | #define SSE_FLOAT_MODE_P(MODE) \ |
91da27c5 | 1412 | ((TARGET_SSE && (MODE) == SFmode) || (TARGET_SSE2 && (MODE) == DFmode)) |
a7180f70 | 1413 | |
d9a5f180 GS |
1414 | #define MMX_REGNO_P(N) ((N) >= FIRST_MMX_REG && (N) <= LAST_MMX_REG) |
1415 | #define MMX_REG_P(XOP) (REG_P (XOP) && MMX_REGNO_P (REGNO (XOP))) | |
fce5a9f2 | 1416 | |
d9a5f180 GS |
1417 | #define STACK_REG_P(XOP) \ |
1418 | (REG_P (XOP) && \ | |
1419 | REGNO (XOP) >= FIRST_STACK_REG && \ | |
1420 | REGNO (XOP) <= LAST_STACK_REG) | |
c98f8742 | 1421 | |
d9a5f180 | 1422 | #define NON_STACK_REG_P(XOP) (REG_P (XOP) && ! STACK_REG_P (XOP)) |
c98f8742 | 1423 | |
d9a5f180 | 1424 | #define STACK_TOP_P(XOP) (REG_P (XOP) && REGNO (XOP) == FIRST_STACK_REG) |
c98f8742 | 1425 | |
e075ae69 RH |
1426 | #define CC_REG_P(X) (REG_P (X) && CC_REGNO_P (REGNO (X))) |
1427 | #define CC_REGNO_P(X) ((X) == FLAGS_REG || (X) == FPSR_REG) | |
1428 | ||
c98f8742 JVA |
1429 | /* The class value for index registers, and the one for base regs. */ |
1430 | ||
1431 | #define INDEX_REG_CLASS INDEX_REGS | |
1432 | #define BASE_REG_CLASS GENERAL_REGS | |
1433 | ||
1434 | /* Get reg_class from a letter such as appears in the machine description. */ | |
1435 | ||
1436 | #define REG_CLASS_FROM_LETTER(C) \ | |
8c2bf92a | 1437 | ((C) == 'r' ? GENERAL_REGS : \ |
3f3f2124 JH |
1438 | (C) == 'R' ? LEGACY_REGS : \ |
1439 | (C) == 'q' ? TARGET_64BIT ? GENERAL_REGS : Q_REGS : \ | |
1440 | (C) == 'Q' ? Q_REGS : \ | |
8c2bf92a JVA |
1441 | (C) == 'f' ? (TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 \ |
1442 | ? FLOAT_REGS \ | |
1443 | : NO_REGS) : \ | |
1444 | (C) == 't' ? (TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 \ | |
1445 | ? FP_TOP_REG \ | |
1446 | : NO_REGS) : \ | |
1447 | (C) == 'u' ? (TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 \ | |
1448 | ? FP_SECOND_REG \ | |
1449 | : NO_REGS) : \ | |
1450 | (C) == 'a' ? AREG : \ | |
1451 | (C) == 'b' ? BREG : \ | |
1452 | (C) == 'c' ? CREG : \ | |
1453 | (C) == 'd' ? DREG : \ | |
446988df JH |
1454 | (C) == 'x' ? TARGET_SSE ? SSE_REGS : NO_REGS : \ |
1455 | (C) == 'Y' ? TARGET_SSE2? SSE_REGS : NO_REGS : \ | |
1456 | (C) == 'y' ? TARGET_MMX ? MMX_REGS : NO_REGS : \ | |
4b71cd6e | 1457 | (C) == 'A' ? AD_REGS : \ |
8c2bf92a | 1458 | (C) == 'D' ? DIREG : \ |
c98f8742 JVA |
1459 | (C) == 'S' ? SIREG : NO_REGS) |
1460 | ||
1461 | /* The letters I, J, K, L and M in a register constraint string | |
1462 | can be used to stand for particular ranges of immediate operands. | |
1463 | This macro defines what the ranges are. | |
1464 | C is the letter, and VALUE is a constant value. | |
1465 | Return 1 if VALUE is in the range specified by C. | |
1466 | ||
1467 | I is for non-DImode shifts. | |
1468 | J is for DImode shifts. | |
e075ae69 RH |
1469 | K is for signed imm8 operands. |
1470 | L is for andsi as zero-extending move. | |
c98f8742 | 1471 | M is for shifts that can be executed by the "lea" opcode. |
d1f87653 | 1472 | N is for immediate operands for out/in instructions (0-255) |
c98f8742 JVA |
1473 | */ |
1474 | ||
e075ae69 RH |
1475 | #define CONST_OK_FOR_LETTER_P(VALUE, C) \ |
1476 | ((C) == 'I' ? (VALUE) >= 0 && (VALUE) <= 31 \ | |
1477 | : (C) == 'J' ? (VALUE) >= 0 && (VALUE) <= 63 \ | |
1478 | : (C) == 'K' ? (VALUE) >= -128 && (VALUE) <= 127 \ | |
1479 | : (C) == 'L' ? (VALUE) == 0xff || (VALUE) == 0xffff \ | |
1480 | : (C) == 'M' ? (VALUE) >= 0 && (VALUE) <= 3 \ | |
1aa9fd24 | 1481 | : (C) == 'N' ? (VALUE) >= 0 && (VALUE) <= 255 \ |
e075ae69 | 1482 | : 0) |
c98f8742 JVA |
1483 | |
1484 | /* Similar, but for floating constants, and defining letters G and H. | |
b4ac57ab RS |
1485 | Here VALUE is the CONST_DOUBLE rtx itself. We allow constants even if |
1486 | TARGET_387 isn't set, because the stack register converter may need to | |
c47f5ea5 | 1487 | load 0.0 into the function value register. */ |
c98f8742 JVA |
1488 | |
1489 | #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \ | |
2b04e52b | 1490 | ((C) == 'G' ? standard_80387_constant_p (VALUE) \ |
f8ca7923 | 1491 | : 0) |
c98f8742 | 1492 | |
6189a572 JH |
1493 | /* A C expression that defines the optional machine-dependent |
1494 | constraint letters that can be used to segregate specific types of | |
1495 | operands, usually memory references, for the target machine. Any | |
1496 | letter that is not elsewhere defined and not matched by | |
1497 | `REG_CLASS_FROM_LETTER' may be used. Normally this macro will not | |
1498 | be defined. | |
1499 | ||
1500 | If it is required for a particular target machine, it should | |
1501 | return 1 if VALUE corresponds to the operand type represented by | |
1502 | the constraint letter C. If C is not defined as an extra | |
1503 | constraint, the value returned should be 0 regardless of VALUE. */ | |
1504 | ||
0e67d460 | 1505 | #define EXTRA_CONSTRAINT(VALUE, D) \ |
c05dbe81 | 1506 | ((D) == 'e' ? x86_64_sign_extended_value (VALUE) \ |
0e67d460 JH |
1507 | : (D) == 'Z' ? x86_64_zero_extended_value (VALUE) \ |
1508 | : (D) == 'C' ? standard_sse_constant_p (VALUE) \ | |
6189a572 JH |
1509 | : 0) |
1510 | ||
c98f8742 | 1511 | /* Place additional restrictions on the register class to use when it |
4cbb525c | 1512 | is necessary to be able to hold a value of mode MODE in a reload |
892a2d68 | 1513 | register for which class CLASS would ordinarily be used. */ |
c98f8742 | 1514 | |
d2836273 JH |
1515 | #define LIMIT_RELOAD_CLASS(MODE, CLASS) \ |
1516 | ((MODE) == QImode && !TARGET_64BIT \ | |
3b8d200e JJ |
1517 | && ((CLASS) == ALL_REGS || (CLASS) == GENERAL_REGS \ |
1518 | || (CLASS) == LEGACY_REGS || (CLASS) == INDEX_REGS) \ | |
c98f8742 JVA |
1519 | ? Q_REGS : (CLASS)) |
1520 | ||
1521 | /* Given an rtx X being reloaded into a reg required to be | |
1522 | in class CLASS, return the class of reg to actually use. | |
1523 | In general this is just CLASS; but on some machines | |
1524 | in some cases it is preferable to use a more restrictive class. | |
1525 | On the 80386 series, we prevent floating constants from being | |
1526 | reloaded into floating registers (since no move-insn can do that) | |
1527 | and we ensure that QImodes aren't reloaded into the esi or edi reg. */ | |
1528 | ||
d398b3b1 | 1529 | /* Put float CONST_DOUBLE in the constant pool instead of fp regs. |
c98f8742 | 1530 | QImode must go into class Q_REGS. |
d398b3b1 | 1531 | Narrow ALL_REGS to GENERAL_REGS. This supports allowing movsf and |
892a2d68 | 1532 | movdf to do mem-to-mem moves through integer regs. */ |
c98f8742 | 1533 | |
d9a5f180 GS |
1534 | #define PREFERRED_RELOAD_CLASS(X, CLASS) \ |
1535 | ix86_preferred_reload_class ((X), (CLASS)) | |
85ff473e JVA |
1536 | |
1537 | /* If we are copying between general and FP registers, we need a memory | |
f84aa48a | 1538 | location. The same is true for SSE and MMX registers. */ |
d9a5f180 GS |
1539 | #define SECONDARY_MEMORY_NEEDED(CLASS1, CLASS2, MODE) \ |
1540 | ix86_secondary_memory_needed ((CLASS1), (CLASS2), (MODE), 1) | |
e075ae69 RH |
1541 | |
1542 | /* QImode spills from non-QI registers need a scratch. This does not | |
fce5a9f2 | 1543 | happen often -- the only example so far requires an uninitialized |
e075ae69 RH |
1544 | pseudo. */ |
1545 | ||
d9a5f180 | 1546 | #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, OUT) \ |
3b8d200e JJ |
1547 | (((CLASS) == GENERAL_REGS || (CLASS) == LEGACY_REGS \ |
1548 | || (CLASS) == INDEX_REGS) && !TARGET_64BIT && (MODE) == QImode \ | |
d2836273 | 1549 | ? Q_REGS : NO_REGS) |
c98f8742 JVA |
1550 | |
1551 | /* Return the maximum number of consecutive registers | |
1552 | needed to represent mode MODE in a register of class CLASS. */ | |
1553 | /* On the 80386, this is the size of MODE in words, | |
f8a1ebc6 | 1554 | except in the FP regs, where a single reg is always enough. */ |
a7180f70 | 1555 | #define CLASS_MAX_NREGS(CLASS, MODE) \ |
92d0fb09 JH |
1556 | (!MAYBE_INTEGER_CLASS_P (CLASS) \ |
1557 | ? (COMPLEX_MODE_P (MODE) ? 2 : 1) \ | |
f8a1ebc6 JH |
1558 | : (((((MODE) == XFmode ? 12 : GET_MODE_SIZE (MODE))) \ |
1559 | + UNITS_PER_WORD - 1) / UNITS_PER_WORD)) | |
f5316dfe MM |
1560 | |
1561 | /* A C expression whose value is nonzero if pseudos that have been | |
1562 | assigned to registers of class CLASS would likely be spilled | |
1563 | because registers of CLASS are needed for spill registers. | |
1564 | ||
1565 | The default value of this macro returns 1 if CLASS has exactly one | |
1566 | register and zero otherwise. On most machines, this default | |
1567 | should be used. Only define this macro to some other expression | |
1568 | if pseudo allocated by `local-alloc.c' end up in memory because | |
ddd5a7c1 | 1569 | their hard registers were needed for spill registers. If this |
f5316dfe MM |
1570 | macro returns nonzero for those classes, those pseudos will only |
1571 | be allocated by `global.c', which knows how to reallocate the | |
1572 | pseudo to another register. If there would not be another | |
1573 | register available for reallocation, you should not change the | |
1574 | definition of this macro since the only effect of such a | |
1575 | definition would be to slow down register allocation. */ | |
1576 | ||
1577 | #define CLASS_LIKELY_SPILLED_P(CLASS) \ | |
1578 | (((CLASS) == AREG) \ | |
1579 | || ((CLASS) == DREG) \ | |
1580 | || ((CLASS) == CREG) \ | |
1581 | || ((CLASS) == BREG) \ | |
1582 | || ((CLASS) == AD_REGS) \ | |
1583 | || ((CLASS) == SIREG) \ | |
b0af5c03 JH |
1584 | || ((CLASS) == DIREG) \ |
1585 | || ((CLASS) == FP_TOP_REG) \ | |
1586 | || ((CLASS) == FP_SECOND_REG)) | |
f5316dfe | 1587 | |
b0c42aed JH |
1588 | /* Return a class of registers that cannot change FROM mode to TO mode. |
1589 | ||
1590 | x87 registers can't do subreg as all values are reformated to extended | |
1591 | precision. XMM registers does not support with nonzero offsets equal | |
1592 | to 4, 8 and 12 otherwise valid for integer registers. Since we can't | |
1593 | determine these, prohibit all nonparadoxical subregs changing size. */ | |
1594 | ||
1595 | #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \ | |
1596 | (GET_MODE_SIZE (TO) < GET_MODE_SIZE (FROM) \ | |
1597 | ? reg_classes_intersect_p (FLOAT_SSE_REGS, (CLASS)) \ | |
1598 | || MAYBE_MMX_CLASS_P (CLASS) \ | |
1599 | : GET_MODE_SIZE (FROM) != GET_MODE_SIZE (TO) \ | |
1600 | ? reg_classes_intersect_p (FLOAT_REGS, (CLASS)) : 0) | |
c98f8742 JVA |
1601 | \f |
1602 | /* Stack layout; function entry, exit and calling. */ | |
1603 | ||
1604 | /* Define this if pushing a word on the stack | |
1605 | makes the stack pointer a smaller address. */ | |
1606 | #define STACK_GROWS_DOWNWARD | |
1607 | ||
1608 | /* Define this if the nominal address of the stack frame | |
1609 | is at the high-address end of the local variables; | |
1610 | that is, each additional local variable allocated | |
1611 | goes at a more negative offset in the frame. */ | |
1612 | #define FRAME_GROWS_DOWNWARD | |
1613 | ||
1614 | /* Offset within stack frame to start allocating local variables at. | |
1615 | If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
1616 | first local allocated. Otherwise, it is the offset to the BEGINNING | |
1617 | of the first local allocated. */ | |
1618 | #define STARTING_FRAME_OFFSET 0 | |
1619 | ||
1620 | /* If we generate an insn to push BYTES bytes, | |
1621 | this says how many the stack pointer really advances by. | |
1622 | On 386 pushw decrements by exactly 2 no matter what the position was. | |
1623 | On the 386 there is no pushb; we use pushw instead, and this | |
d2836273 | 1624 | has the effect of rounding up to 2. |
fce5a9f2 | 1625 | |
d2836273 JH |
1626 | For 64bit ABI we round up to 8 bytes. |
1627 | */ | |
c98f8742 | 1628 | |
d2836273 JH |
1629 | #define PUSH_ROUNDING(BYTES) \ |
1630 | (TARGET_64BIT \ | |
1631 | ? (((BYTES) + 7) & (-8)) \ | |
1632 | : (((BYTES) + 1) & (-2))) | |
c98f8742 | 1633 | |
f73ad30e JH |
1634 | /* If defined, the maximum amount of space required for outgoing arguments will |
1635 | be computed and placed into the variable | |
1636 | `current_function_outgoing_args_size'. No space will be pushed onto the | |
1637 | stack for each call; instead, the function prologue should increase the stack | |
1638 | frame size by this amount. */ | |
1639 | ||
1640 | #define ACCUMULATE_OUTGOING_ARGS TARGET_ACCUMULATE_OUTGOING_ARGS | |
1641 | ||
1642 | /* If defined, a C expression whose value is nonzero when we want to use PUSH | |
1643 | instructions to pass outgoing arguments. */ | |
1644 | ||
1645 | #define PUSH_ARGS (TARGET_PUSH_ARGS && !ACCUMULATE_OUTGOING_ARGS) | |
1646 | ||
2da4124d L |
1647 | /* We want the stack and args grow in opposite directions, even if |
1648 | PUSH_ARGS is 0. */ | |
1649 | #define PUSH_ARGS_REVERSED 1 | |
1650 | ||
c98f8742 JVA |
1651 | /* Offset of first parameter from the argument pointer register value. */ |
1652 | #define FIRST_PARM_OFFSET(FNDECL) 0 | |
1653 | ||
a7180f70 BS |
1654 | /* Define this macro if functions should assume that stack space has been |
1655 | allocated for arguments even when their values are passed in registers. | |
1656 | ||
1657 | The value of this macro is the size, in bytes, of the area reserved for | |
1658 | arguments passed in registers for the function represented by FNDECL. | |
1659 | ||
1660 | This space can be allocated by the caller, or be a part of the | |
1661 | machine-dependent stack frame: `OUTGOING_REG_PARM_STACK_SPACE' says | |
1662 | which. */ | |
1663 | #define REG_PARM_STACK_SPACE(FNDECL) 0 | |
1664 | ||
c98f8742 JVA |
1665 | /* Value is the number of bytes of arguments automatically |
1666 | popped when returning from a subroutine call. | |
8b109b37 | 1667 | FUNDECL is the declaration node of the function (as a tree), |
c98f8742 JVA |
1668 | FUNTYPE is the data type of the function (as a tree), |
1669 | or for a library call it is an identifier node for the subroutine name. | |
1670 | SIZE is the number of bytes of arguments passed on the stack. | |
1671 | ||
1672 | On the 80386, the RTD insn may be used to pop them if the number | |
1673 | of args is fixed, but if the number is variable then the caller | |
1674 | must pop them all. RTD can't be used for library calls now | |
1675 | because the library is compiled with the Unix compiler. | |
1676 | Use of RTD is a selectable option, since it is incompatible with | |
1677 | standard Unix calling sequences. If the option is not selected, | |
b08de47e MM |
1678 | the caller must always pop the args. |
1679 | ||
1680 | The attribute stdcall is equivalent to RTD on a per module basis. */ | |
c98f8742 | 1681 | |
d9a5f180 GS |
1682 | #define RETURN_POPS_ARGS(FUNDECL, FUNTYPE, SIZE) \ |
1683 | ix86_return_pops_args ((FUNDECL), (FUNTYPE), (SIZE)) | |
c98f8742 | 1684 | |
8c2bf92a JVA |
1685 | /* Define how to find the value returned by a function. |
1686 | VALTYPE is the data type of the value (as a tree). | |
1687 | If the precise function being called is known, FUNC is its FUNCTION_DECL; | |
1688 | otherwise, FUNC is 0. */ | |
c98f8742 | 1689 | #define FUNCTION_VALUE(VALTYPE, FUNC) \ |
53c17031 JH |
1690 | ix86_function_value (VALTYPE) |
1691 | ||
1692 | #define FUNCTION_VALUE_REGNO_P(N) \ | |
1693 | ix86_function_value_regno_p (N) | |
c98f8742 JVA |
1694 | |
1695 | /* Define how to find the value returned by a library function | |
1696 | assuming the value has mode MODE. */ | |
1697 | ||
1698 | #define LIBCALL_VALUE(MODE) \ | |
53c17031 | 1699 | ix86_libcall_value (MODE) |
c98f8742 | 1700 | |
e9125c09 TW |
1701 | /* Define the size of the result block used for communication between |
1702 | untyped_call and untyped_return. The block contains a DImode value | |
1703 | followed by the block used by fnsave and frstor. */ | |
1704 | ||
1705 | #define APPLY_RESULT_SIZE (8+108) | |
1706 | ||
b08de47e | 1707 | /* 1 if N is a possible register number for function argument passing. */ |
53c17031 | 1708 | #define FUNCTION_ARG_REGNO_P(N) ix86_function_arg_regno_p (N) |
c98f8742 JVA |
1709 | |
1710 | /* Define a data type for recording info about an argument list | |
1711 | during the scan of that argument list. This data type should | |
1712 | hold all necessary information about the function itself | |
1713 | and about the args processed so far, enough to enable macros | |
b08de47e | 1714 | such as FUNCTION_ARG to determine where the next arg should go. */ |
c98f8742 | 1715 | |
e075ae69 | 1716 | typedef struct ix86_args { |
b08de47e MM |
1717 | int words; /* # words passed so far */ |
1718 | int nregs; /* # registers available for passing */ | |
1719 | int regno; /* next available register number */ | |
e91f04de | 1720 | int fastcall; /* fastcall calling convention is used */ |
a7180f70 BS |
1721 | int sse_words; /* # sse words passed so far */ |
1722 | int sse_nregs; /* # sse registers available for passing */ | |
e1be55d0 JH |
1723 | int warn_sse; /* True when we want to warn about SSE ABI. */ |
1724 | int warn_mmx; /* True when we want to warn about MMX ABI. */ | |
a7180f70 | 1725 | int sse_regno; /* next available sse register number */ |
bcf17554 JH |
1726 | int mmx_words; /* # mmx words passed so far */ |
1727 | int mmx_nregs; /* # mmx registers available for passing */ | |
1728 | int mmx_regno; /* next available mmx register number */ | |
892a2d68 | 1729 | int maybe_vaarg; /* true for calls to possibly vardic fncts. */ |
b08de47e | 1730 | } CUMULATIVE_ARGS; |
c98f8742 JVA |
1731 | |
1732 | /* Initialize a variable CUM of type CUMULATIVE_ARGS | |
1733 | for a call to a function whose data type is FNTYPE. | |
b08de47e | 1734 | For a library call, FNTYPE is 0. */ |
c98f8742 | 1735 | |
0f6937fe | 1736 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \ |
dafc5b82 | 1737 | init_cumulative_args (&(CUM), (FNTYPE), (LIBNAME), (FNDECL)) |
c98f8742 JVA |
1738 | |
1739 | /* Update the data in CUM to advance over an argument | |
1740 | of mode MODE and data type TYPE. | |
1741 | (TYPE is null for libcalls where that information may not be available.) */ | |
1742 | ||
d9a5f180 GS |
1743 | #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \ |
1744 | function_arg_advance (&(CUM), (MODE), (TYPE), (NAMED)) | |
c98f8742 JVA |
1745 | |
1746 | /* Define where to put the arguments to a function. | |
1747 | Value is zero to push the argument on the stack, | |
1748 | or a hard register in which to store the argument. | |
1749 | ||
1750 | MODE is the argument's machine mode. | |
1751 | TYPE is the data type of the argument (as a tree). | |
1752 | This is null for libcalls where that information may | |
1753 | not be available. | |
1754 | CUM is a variable of type CUMULATIVE_ARGS which gives info about | |
1755 | the preceding args and about the function being called. | |
1756 | NAMED is nonzero if this argument is a named parameter | |
1757 | (otherwise it is an extra parameter matching an ellipsis). */ | |
1758 | ||
c98f8742 | 1759 | #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \ |
d9a5f180 | 1760 | function_arg (&(CUM), (MODE), (TYPE), (NAMED)) |
c98f8742 JVA |
1761 | |
1762 | /* For an arg passed partly in registers and partly in memory, | |
1763 | this is the number of registers used. | |
1764 | For args passed entirely in registers or entirely in memory, zero. */ | |
1765 | ||
e075ae69 | 1766 | #define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) 0 |
c98f8742 | 1767 | |
ad919812 | 1768 | /* Implement `va_start' for varargs and stdarg. */ |
e5faf155 ZW |
1769 | #define EXPAND_BUILTIN_VA_START(VALIST, NEXTARG) \ |
1770 | ix86_va_start (VALIST, NEXTARG) | |
ad919812 | 1771 | |
a5fe455b ZW |
1772 | #define TARGET_ASM_FILE_END ix86_file_end |
1773 | #define NEED_INDICATE_EXEC_STACK 0 | |
3a0433fd | 1774 | |
c98f8742 JVA |
1775 | /* Output assembler code to FILE to increment profiler label # LABELNO |
1776 | for profiling a function entry. */ | |
1777 | ||
a5fa1ecd JH |
1778 | #define FUNCTION_PROFILER(FILE, LABELNO) x86_function_profiler (FILE, LABELNO) |
1779 | ||
1780 | #define MCOUNT_NAME "_mcount" | |
1781 | ||
1782 | #define PROFILE_COUNT_REGISTER "edx" | |
c98f8742 JVA |
1783 | |
1784 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
1785 | the stack pointer does not matter. The value is tested only in | |
1786 | functions that have frame pointers. | |
1787 | No definition is equivalent to always zero. */ | |
fce5a9f2 | 1788 | /* Note on the 386 it might be more efficient not to define this since |
c98f8742 JVA |
1789 | we have to restore it ourselves from the frame pointer, in order to |
1790 | use pop */ | |
1791 | ||
1792 | #define EXIT_IGNORE_STACK 1 | |
1793 | ||
c98f8742 JVA |
1794 | /* Output assembler code for a block containing the constant parts |
1795 | of a trampoline, leaving space for the variable parts. */ | |
1796 | ||
a269a03c | 1797 | /* On the 386, the trampoline contains two instructions: |
c98f8742 | 1798 | mov #STATIC,ecx |
a269a03c JC |
1799 | jmp FUNCTION |
1800 | The trampoline is generated entirely at runtime. The operand of JMP | |
1801 | is the address of FUNCTION relative to the instruction following the | |
1802 | JMP (which is 5 bytes long). */ | |
c98f8742 JVA |
1803 | |
1804 | /* Length in units of the trampoline for entering a nested function. */ | |
1805 | ||
39d04363 | 1806 | #define TRAMPOLINE_SIZE (TARGET_64BIT ? 23 : 10) |
c98f8742 JVA |
1807 | |
1808 | /* Emit RTL insns to initialize the variable parts of a trampoline. | |
1809 | FNADDR is an RTX for the address of the function's pure code. | |
1810 | CXT is an RTX for the static chain value for the function. */ | |
1811 | ||
d9a5f180 GS |
1812 | #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \ |
1813 | x86_initialize_trampoline ((TRAMP), (FNADDR), (CXT)) | |
c98f8742 JVA |
1814 | \f |
1815 | /* Definitions for register eliminations. | |
1816 | ||
1817 | This is an array of structures. Each structure initializes one pair | |
1818 | of eliminable registers. The "from" register number is given first, | |
1819 | followed by "to". Eliminations of the same "from" register are listed | |
1820 | in order of preference. | |
1821 | ||
afc2cd05 NC |
1822 | There are two registers that can always be eliminated on the i386. |
1823 | The frame pointer and the arg pointer can be replaced by either the | |
1824 | hard frame pointer or to the stack pointer, depending upon the | |
1825 | circumstances. The hard frame pointer is not used before reload and | |
1826 | so it is not eligible for elimination. */ | |
c98f8742 | 1827 | |
564d80f4 JH |
1828 | #define ELIMINABLE_REGS \ |
1829 | {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
1830 | { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \ | |
1831 | { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
1832 | { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}} \ | |
c98f8742 | 1833 | |
2c5a510c RH |
1834 | /* Given FROM and TO register numbers, say whether this elimination is |
1835 | allowed. Frame pointer elimination is automatically handled. | |
c98f8742 JVA |
1836 | |
1837 | All other eliminations are valid. */ | |
1838 | ||
2c5a510c RH |
1839 | #define CAN_ELIMINATE(FROM, TO) \ |
1840 | ((TO) == STACK_POINTER_REGNUM ? ! frame_pointer_needed : 1) | |
c98f8742 JVA |
1841 | |
1842 | /* Define the offset between two registers, one to be eliminated, and the other | |
1843 | its replacement, at the start of a routine. */ | |
1844 | ||
d9a5f180 GS |
1845 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ |
1846 | ((OFFSET) = ix86_initial_elimination_offset ((FROM), (TO))) | |
c98f8742 JVA |
1847 | \f |
1848 | /* Addressing modes, and classification of registers for them. */ | |
1849 | ||
c98f8742 JVA |
1850 | /* Macros to check register numbers against specific register classes. */ |
1851 | ||
1852 | /* These assume that REGNO is a hard or pseudo reg number. | |
1853 | They give nonzero only if REGNO is a hard reg of the suitable class | |
1854 | or a pseudo reg currently allocated to a suitable hard reg. | |
1855 | Since they use reg_renumber, they are safe only once reg_renumber | |
1856 | has been allocated, which happens in local-alloc.c. */ | |
1857 | ||
3f3f2124 JH |
1858 | #define REGNO_OK_FOR_INDEX_P(REGNO) \ |
1859 | ((REGNO) < STACK_POINTER_REGNUM \ | |
1860 | || (REGNO >= FIRST_REX_INT_REG \ | |
1861 | && (REGNO) <= LAST_REX_INT_REG) \ | |
d9a5f180 GS |
1862 | || ((unsigned) reg_renumber[(REGNO)] >= FIRST_REX_INT_REG \ |
1863 | && (unsigned) reg_renumber[(REGNO)] <= LAST_REX_INT_REG) \ | |
1864 | || (unsigned) reg_renumber[(REGNO)] < STACK_POINTER_REGNUM) | |
c98f8742 | 1865 | |
3f3f2124 JH |
1866 | #define REGNO_OK_FOR_BASE_P(REGNO) \ |
1867 | ((REGNO) <= STACK_POINTER_REGNUM \ | |
1868 | || (REGNO) == ARG_POINTER_REGNUM \ | |
1869 | || (REGNO) == FRAME_POINTER_REGNUM \ | |
1870 | || (REGNO >= FIRST_REX_INT_REG \ | |
1871 | && (REGNO) <= LAST_REX_INT_REG) \ | |
d9a5f180 GS |
1872 | || ((unsigned) reg_renumber[(REGNO)] >= FIRST_REX_INT_REG \ |
1873 | && (unsigned) reg_renumber[(REGNO)] <= LAST_REX_INT_REG) \ | |
1874 | || (unsigned) reg_renumber[(REGNO)] <= STACK_POINTER_REGNUM) | |
c98f8742 | 1875 | |
d9a5f180 GS |
1876 | #define REGNO_OK_FOR_SIREG_P(REGNO) \ |
1877 | ((REGNO) == 4 || reg_renumber[(REGNO)] == 4) | |
1878 | #define REGNO_OK_FOR_DIREG_P(REGNO) \ | |
1879 | ((REGNO) == 5 || reg_renumber[(REGNO)] == 5) | |
c98f8742 JVA |
1880 | |
1881 | /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx | |
1882 | and check its validity for a certain class. | |
1883 | We have two alternate definitions for each of them. | |
1884 | The usual definition accepts all pseudo regs; the other rejects | |
1885 | them unless they have been allocated suitable hard regs. | |
1886 | The symbol REG_OK_STRICT causes the latter definition to be used. | |
1887 | ||
1888 | Most source files want to accept pseudo regs in the hope that | |
1889 | they will get allocated to the class that the insn wants them to be in. | |
1890 | Source files for reload pass need to be strict. | |
1891 | After reload, it makes no difference, since pseudo regs have | |
1892 | been eliminated by then. */ | |
1893 | ||
c98f8742 | 1894 | |
ff482c8d | 1895 | /* Non strict versions, pseudos are ok. */ |
3b3c6a3f MM |
1896 | #define REG_OK_FOR_INDEX_NONSTRICT_P(X) \ |
1897 | (REGNO (X) < STACK_POINTER_REGNUM \ | |
3f3f2124 JH |
1898 | || (REGNO (X) >= FIRST_REX_INT_REG \ |
1899 | && REGNO (X) <= LAST_REX_INT_REG) \ | |
c98f8742 JVA |
1900 | || REGNO (X) >= FIRST_PSEUDO_REGISTER) |
1901 | ||
3b3c6a3f MM |
1902 | #define REG_OK_FOR_BASE_NONSTRICT_P(X) \ |
1903 | (REGNO (X) <= STACK_POINTER_REGNUM \ | |
1904 | || REGNO (X) == ARG_POINTER_REGNUM \ | |
3f3f2124 JH |
1905 | || REGNO (X) == FRAME_POINTER_REGNUM \ |
1906 | || (REGNO (X) >= FIRST_REX_INT_REG \ | |
1907 | && REGNO (X) <= LAST_REX_INT_REG) \ | |
3b3c6a3f | 1908 | || REGNO (X) >= FIRST_PSEUDO_REGISTER) |
c98f8742 | 1909 | |
3b3c6a3f MM |
1910 | /* Strict versions, hard registers only */ |
1911 | #define REG_OK_FOR_INDEX_STRICT_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X)) | |
1912 | #define REG_OK_FOR_BASE_STRICT_P(X) REGNO_OK_FOR_BASE_P (REGNO (X)) | |
c98f8742 | 1913 | |
3b3c6a3f | 1914 | #ifndef REG_OK_STRICT |
d9a5f180 GS |
1915 | #define REG_OK_FOR_INDEX_P(X) REG_OK_FOR_INDEX_NONSTRICT_P (X) |
1916 | #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_BASE_NONSTRICT_P (X) | |
3b3c6a3f MM |
1917 | |
1918 | #else | |
d9a5f180 GS |
1919 | #define REG_OK_FOR_INDEX_P(X) REG_OK_FOR_INDEX_STRICT_P (X) |
1920 | #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_BASE_STRICT_P (X) | |
c98f8742 JVA |
1921 | #endif |
1922 | ||
1923 | /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression | |
1924 | that is a valid memory address for an instruction. | |
1925 | The MODE argument is the machine mode for the MEM expression | |
1926 | that wants to use this address. | |
1927 | ||
1928 | The other macros defined here are used only in GO_IF_LEGITIMATE_ADDRESS, | |
1929 | except for CONSTANT_ADDRESS_P which is usually machine-independent. | |
1930 | ||
1931 | See legitimize_pic_address in i386.c for details as to what | |
1932 | constitutes a legitimate address when -fpic is used. */ | |
1933 | ||
1934 | #define MAX_REGS_PER_ADDRESS 2 | |
1935 | ||
f996902d | 1936 | #define CONSTANT_ADDRESS_P(X) constant_address_p (X) |
c98f8742 JVA |
1937 | |
1938 | /* Nonzero if the constant value X is a legitimate general operand. | |
1939 | It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE. */ | |
1940 | ||
f996902d | 1941 | #define LEGITIMATE_CONSTANT_P(X) legitimate_constant_p (X) |
c98f8742 | 1942 | |
3b3c6a3f MM |
1943 | #ifdef REG_OK_STRICT |
1944 | #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \ | |
d9a5f180 GS |
1945 | do { \ |
1946 | if (legitimate_address_p ((MODE), (X), 1)) \ | |
3b3c6a3f | 1947 | goto ADDR; \ |
d9a5f180 | 1948 | } while (0) |
c98f8742 | 1949 | |
3b3c6a3f MM |
1950 | #else |
1951 | #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \ | |
d9a5f180 GS |
1952 | do { \ |
1953 | if (legitimate_address_p ((MODE), (X), 0)) \ | |
c98f8742 | 1954 | goto ADDR; \ |
d9a5f180 | 1955 | } while (0) |
c98f8742 | 1956 | |
3b3c6a3f MM |
1957 | #endif |
1958 | ||
b949ea8b JW |
1959 | /* If defined, a C expression to determine the base term of address X. |
1960 | This macro is used in only one place: `find_base_term' in alias.c. | |
1961 | ||
1962 | It is always safe for this macro to not be defined. It exists so | |
1963 | that alias analysis can understand machine-dependent addresses. | |
1964 | ||
1965 | The typical use of this macro is to handle addresses containing | |
1966 | a label_ref or symbol_ref within an UNSPEC. */ | |
1967 | ||
d9a5f180 | 1968 | #define FIND_BASE_TERM(X) ix86_find_base_term (X) |
b949ea8b | 1969 | |
c98f8742 JVA |
1970 | /* Try machine-dependent ways of modifying an illegitimate address |
1971 | to be legitimate. If we find one, return the new, valid address. | |
1972 | This macro is used in only one place: `memory_address' in explow.c. | |
1973 | ||
1974 | OLDX is the address as it was before break_out_memory_refs was called. | |
1975 | In some cases it is useful to look at this to decide what needs to be done. | |
1976 | ||
1977 | MODE and WIN are passed so that this macro can use | |
1978 | GO_IF_LEGITIMATE_ADDRESS. | |
1979 | ||
1980 | It is always safe for this macro to do nothing. It exists to recognize | |
1981 | opportunities to optimize the output. | |
1982 | ||
1983 | For the 80386, we handle X+REG by loading X into a register R and | |
1984 | using R+REG. R will go in a general reg and indexing will be used. | |
1985 | However, if REG is a broken-out memory address or multiplication, | |
1986 | nothing needs to be done because REG can certainly go in a general reg. | |
1987 | ||
1988 | When -fpic is used, special handling is needed for symbolic references. | |
1989 | See comments by legitimize_pic_address in i386.c for details. */ | |
1990 | ||
3b3c6a3f | 1991 | #define LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN) \ |
d9a5f180 GS |
1992 | do { \ |
1993 | (X) = legitimize_address ((X), (OLDX), (MODE)); \ | |
1994 | if (memory_address_p ((MODE), (X))) \ | |
3b3c6a3f | 1995 | goto WIN; \ |
d9a5f180 | 1996 | } while (0) |
c98f8742 | 1997 | |
d9a5f180 | 1998 | #define REWRITE_ADDRESS(X) rewrite_address (X) |
d4ba09c0 | 1999 | |
c98f8742 | 2000 | /* Nonzero if the constant value X is a legitimate general operand |
fce5a9f2 | 2001 | when generating PIC code. It is given that flag_pic is on and |
c98f8742 JVA |
2002 | that X satisfies CONSTANT_P or is a CONST_DOUBLE. */ |
2003 | ||
f996902d | 2004 | #define LEGITIMATE_PIC_OPERAND_P(X) legitimate_pic_operand_p (X) |
c98f8742 JVA |
2005 | |
2006 | #define SYMBOLIC_CONST(X) \ | |
d9a5f180 GS |
2007 | (GET_CODE (X) == SYMBOL_REF \ |
2008 | || GET_CODE (X) == LABEL_REF \ | |
2009 | || (GET_CODE (X) == CONST && symbolic_reference_mentioned_p (X))) | |
c98f8742 JVA |
2010 | |
2011 | /* Go to LABEL if ADDR (a legitimate address expression) | |
2012 | has an effect that depends on the machine mode it is used for. | |
2013 | On the 80386, only postdecrement and postincrement address depend thus | |
2014 | (the amount of decrement or increment being the length of the operand). */ | |
d9a5f180 GS |
2015 | #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL) \ |
2016 | do { \ | |
2017 | if (GET_CODE (ADDR) == POST_INC \ | |
2018 | || GET_CODE (ADDR) == POST_DEC) \ | |
2019 | goto LABEL; \ | |
2020 | } while (0) | |
c98f8742 | 2021 | \f |
bd793c65 BS |
2022 | /* Codes for all the SSE/MMX builtins. */ |
2023 | enum ix86_builtins | |
2024 | { | |
2025 | IX86_BUILTIN_ADDPS, | |
2026 | IX86_BUILTIN_ADDSS, | |
2027 | IX86_BUILTIN_DIVPS, | |
2028 | IX86_BUILTIN_DIVSS, | |
2029 | IX86_BUILTIN_MULPS, | |
2030 | IX86_BUILTIN_MULSS, | |
2031 | IX86_BUILTIN_SUBPS, | |
2032 | IX86_BUILTIN_SUBSS, | |
2033 | ||
2034 | IX86_BUILTIN_CMPEQPS, | |
2035 | IX86_BUILTIN_CMPLTPS, | |
2036 | IX86_BUILTIN_CMPLEPS, | |
2037 | IX86_BUILTIN_CMPGTPS, | |
2038 | IX86_BUILTIN_CMPGEPS, | |
2039 | IX86_BUILTIN_CMPNEQPS, | |
2040 | IX86_BUILTIN_CMPNLTPS, | |
2041 | IX86_BUILTIN_CMPNLEPS, | |
2042 | IX86_BUILTIN_CMPNGTPS, | |
2043 | IX86_BUILTIN_CMPNGEPS, | |
2044 | IX86_BUILTIN_CMPORDPS, | |
2045 | IX86_BUILTIN_CMPUNORDPS, | |
2046 | IX86_BUILTIN_CMPNEPS, | |
2047 | IX86_BUILTIN_CMPEQSS, | |
2048 | IX86_BUILTIN_CMPLTSS, | |
2049 | IX86_BUILTIN_CMPLESS, | |
bd793c65 BS |
2050 | IX86_BUILTIN_CMPNEQSS, |
2051 | IX86_BUILTIN_CMPNLTSS, | |
2052 | IX86_BUILTIN_CMPNLESS, | |
bd793c65 BS |
2053 | IX86_BUILTIN_CMPORDSS, |
2054 | IX86_BUILTIN_CMPUNORDSS, | |
2055 | IX86_BUILTIN_CMPNESS, | |
2056 | ||
2057 | IX86_BUILTIN_COMIEQSS, | |
2058 | IX86_BUILTIN_COMILTSS, | |
2059 | IX86_BUILTIN_COMILESS, | |
2060 | IX86_BUILTIN_COMIGTSS, | |
2061 | IX86_BUILTIN_COMIGESS, | |
2062 | IX86_BUILTIN_COMINEQSS, | |
2063 | IX86_BUILTIN_UCOMIEQSS, | |
2064 | IX86_BUILTIN_UCOMILTSS, | |
2065 | IX86_BUILTIN_UCOMILESS, | |
2066 | IX86_BUILTIN_UCOMIGTSS, | |
2067 | IX86_BUILTIN_UCOMIGESS, | |
2068 | IX86_BUILTIN_UCOMINEQSS, | |
2069 | ||
2070 | IX86_BUILTIN_CVTPI2PS, | |
2071 | IX86_BUILTIN_CVTPS2PI, | |
2072 | IX86_BUILTIN_CVTSI2SS, | |
453ee231 | 2073 | IX86_BUILTIN_CVTSI642SS, |
bd793c65 | 2074 | IX86_BUILTIN_CVTSS2SI, |
453ee231 | 2075 | IX86_BUILTIN_CVTSS2SI64, |
bd793c65 BS |
2076 | IX86_BUILTIN_CVTTPS2PI, |
2077 | IX86_BUILTIN_CVTTSS2SI, | |
453ee231 | 2078 | IX86_BUILTIN_CVTTSS2SI64, |
bd793c65 BS |
2079 | |
2080 | IX86_BUILTIN_MAXPS, | |
2081 | IX86_BUILTIN_MAXSS, | |
2082 | IX86_BUILTIN_MINPS, | |
2083 | IX86_BUILTIN_MINSS, | |
2084 | ||
2085 | IX86_BUILTIN_LOADAPS, | |
2086 | IX86_BUILTIN_LOADUPS, | |
2087 | IX86_BUILTIN_STOREAPS, | |
2088 | IX86_BUILTIN_STOREUPS, | |
2089 | IX86_BUILTIN_LOADSS, | |
2090 | IX86_BUILTIN_STORESS, | |
2091 | IX86_BUILTIN_MOVSS, | |
2092 | ||
2093 | IX86_BUILTIN_MOVHLPS, | |
2094 | IX86_BUILTIN_MOVLHPS, | |
2095 | IX86_BUILTIN_LOADHPS, | |
2096 | IX86_BUILTIN_LOADLPS, | |
2097 | IX86_BUILTIN_STOREHPS, | |
2098 | IX86_BUILTIN_STORELPS, | |
2099 | ||
2100 | IX86_BUILTIN_MASKMOVQ, | |
2101 | IX86_BUILTIN_MOVMSKPS, | |
2102 | IX86_BUILTIN_PMOVMSKB, | |
2103 | ||
2104 | IX86_BUILTIN_MOVNTPS, | |
2105 | IX86_BUILTIN_MOVNTQ, | |
2106 | ||
f02e1358 JH |
2107 | IX86_BUILTIN_LOADDQA, |
2108 | IX86_BUILTIN_LOADDQU, | |
2109 | IX86_BUILTIN_STOREDQA, | |
2110 | IX86_BUILTIN_STOREDQU, | |
2111 | IX86_BUILTIN_MOVQ, | |
2112 | IX86_BUILTIN_LOADD, | |
2113 | IX86_BUILTIN_STORED, | |
2114 | ||
2115 | IX86_BUILTIN_CLRTI, | |
2116 | ||
bd793c65 BS |
2117 | IX86_BUILTIN_PACKSSWB, |
2118 | IX86_BUILTIN_PACKSSDW, | |
2119 | IX86_BUILTIN_PACKUSWB, | |
2120 | ||
2121 | IX86_BUILTIN_PADDB, | |
2122 | IX86_BUILTIN_PADDW, | |
2123 | IX86_BUILTIN_PADDD, | |
d50672ef | 2124 | IX86_BUILTIN_PADDQ, |
bd793c65 BS |
2125 | IX86_BUILTIN_PADDSB, |
2126 | IX86_BUILTIN_PADDSW, | |
2127 | IX86_BUILTIN_PADDUSB, | |
2128 | IX86_BUILTIN_PADDUSW, | |
2129 | IX86_BUILTIN_PSUBB, | |
2130 | IX86_BUILTIN_PSUBW, | |
2131 | IX86_BUILTIN_PSUBD, | |
d50672ef | 2132 | IX86_BUILTIN_PSUBQ, |
bd793c65 BS |
2133 | IX86_BUILTIN_PSUBSB, |
2134 | IX86_BUILTIN_PSUBSW, | |
2135 | IX86_BUILTIN_PSUBUSB, | |
2136 | IX86_BUILTIN_PSUBUSW, | |
2137 | ||
2138 | IX86_BUILTIN_PAND, | |
2139 | IX86_BUILTIN_PANDN, | |
2140 | IX86_BUILTIN_POR, | |
2141 | IX86_BUILTIN_PXOR, | |
2142 | ||
2143 | IX86_BUILTIN_PAVGB, | |
2144 | IX86_BUILTIN_PAVGW, | |
2145 | ||
2146 | IX86_BUILTIN_PCMPEQB, | |
2147 | IX86_BUILTIN_PCMPEQW, | |
2148 | IX86_BUILTIN_PCMPEQD, | |
2149 | IX86_BUILTIN_PCMPGTB, | |
2150 | IX86_BUILTIN_PCMPGTW, | |
2151 | IX86_BUILTIN_PCMPGTD, | |
2152 | ||
2153 | IX86_BUILTIN_PEXTRW, | |
2154 | IX86_BUILTIN_PINSRW, | |
2155 | ||
2156 | IX86_BUILTIN_PMADDWD, | |
2157 | ||
2158 | IX86_BUILTIN_PMAXSW, | |
2159 | IX86_BUILTIN_PMAXUB, | |
2160 | IX86_BUILTIN_PMINSW, | |
2161 | IX86_BUILTIN_PMINUB, | |
2162 | ||
2163 | IX86_BUILTIN_PMULHUW, | |
2164 | IX86_BUILTIN_PMULHW, | |
2165 | IX86_BUILTIN_PMULLW, | |
2166 | ||
2167 | IX86_BUILTIN_PSADBW, | |
2168 | IX86_BUILTIN_PSHUFW, | |
2169 | ||
2170 | IX86_BUILTIN_PSLLW, | |
2171 | IX86_BUILTIN_PSLLD, | |
2172 | IX86_BUILTIN_PSLLQ, | |
2173 | IX86_BUILTIN_PSRAW, | |
2174 | IX86_BUILTIN_PSRAD, | |
2175 | IX86_BUILTIN_PSRLW, | |
2176 | IX86_BUILTIN_PSRLD, | |
2177 | IX86_BUILTIN_PSRLQ, | |
2178 | IX86_BUILTIN_PSLLWI, | |
2179 | IX86_BUILTIN_PSLLDI, | |
2180 | IX86_BUILTIN_PSLLQI, | |
2181 | IX86_BUILTIN_PSRAWI, | |
2182 | IX86_BUILTIN_PSRADI, | |
2183 | IX86_BUILTIN_PSRLWI, | |
2184 | IX86_BUILTIN_PSRLDI, | |
2185 | IX86_BUILTIN_PSRLQI, | |
2186 | ||
2187 | IX86_BUILTIN_PUNPCKHBW, | |
2188 | IX86_BUILTIN_PUNPCKHWD, | |
2189 | IX86_BUILTIN_PUNPCKHDQ, | |
2190 | IX86_BUILTIN_PUNPCKLBW, | |
2191 | IX86_BUILTIN_PUNPCKLWD, | |
2192 | IX86_BUILTIN_PUNPCKLDQ, | |
2193 | ||
2194 | IX86_BUILTIN_SHUFPS, | |
2195 | ||
2196 | IX86_BUILTIN_RCPPS, | |
2197 | IX86_BUILTIN_RCPSS, | |
2198 | IX86_BUILTIN_RSQRTPS, | |
2199 | IX86_BUILTIN_RSQRTSS, | |
2200 | IX86_BUILTIN_SQRTPS, | |
2201 | IX86_BUILTIN_SQRTSS, | |
fce5a9f2 | 2202 | |
bd793c65 BS |
2203 | IX86_BUILTIN_UNPCKHPS, |
2204 | IX86_BUILTIN_UNPCKLPS, | |
2205 | ||
2206 | IX86_BUILTIN_ANDPS, | |
2207 | IX86_BUILTIN_ANDNPS, | |
2208 | IX86_BUILTIN_ORPS, | |
2209 | IX86_BUILTIN_XORPS, | |
2210 | ||
2211 | IX86_BUILTIN_EMMS, | |
2212 | IX86_BUILTIN_LDMXCSR, | |
2213 | IX86_BUILTIN_STMXCSR, | |
2214 | IX86_BUILTIN_SFENCE, | |
bd793c65 | 2215 | |
47f339cf BS |
2216 | /* 3DNow! Original */ |
2217 | IX86_BUILTIN_FEMMS, | |
2218 | IX86_BUILTIN_PAVGUSB, | |
2219 | IX86_BUILTIN_PF2ID, | |
2220 | IX86_BUILTIN_PFACC, | |
2221 | IX86_BUILTIN_PFADD, | |
2222 | IX86_BUILTIN_PFCMPEQ, | |
2223 | IX86_BUILTIN_PFCMPGE, | |
2224 | IX86_BUILTIN_PFCMPGT, | |
2225 | IX86_BUILTIN_PFMAX, | |
2226 | IX86_BUILTIN_PFMIN, | |
2227 | IX86_BUILTIN_PFMUL, | |
2228 | IX86_BUILTIN_PFRCP, | |
2229 | IX86_BUILTIN_PFRCPIT1, | |
2230 | IX86_BUILTIN_PFRCPIT2, | |
2231 | IX86_BUILTIN_PFRSQIT1, | |
2232 | IX86_BUILTIN_PFRSQRT, | |
2233 | IX86_BUILTIN_PFSUB, | |
2234 | IX86_BUILTIN_PFSUBR, | |
2235 | IX86_BUILTIN_PI2FD, | |
2236 | IX86_BUILTIN_PMULHRW, | |
47f339cf BS |
2237 | |
2238 | /* 3DNow! Athlon Extensions */ | |
2239 | IX86_BUILTIN_PF2IW, | |
2240 | IX86_BUILTIN_PFNACC, | |
2241 | IX86_BUILTIN_PFPNACC, | |
2242 | IX86_BUILTIN_PI2FW, | |
2243 | IX86_BUILTIN_PSWAPDSI, | |
2244 | IX86_BUILTIN_PSWAPDSF, | |
2245 | ||
e37af218 | 2246 | IX86_BUILTIN_SSE_ZERO, |
bd793c65 BS |
2247 | IX86_BUILTIN_MMX_ZERO, |
2248 | ||
fbe5eb6d BS |
2249 | /* SSE2 */ |
2250 | IX86_BUILTIN_ADDPD, | |
2251 | IX86_BUILTIN_ADDSD, | |
2252 | IX86_BUILTIN_DIVPD, | |
2253 | IX86_BUILTIN_DIVSD, | |
2254 | IX86_BUILTIN_MULPD, | |
2255 | IX86_BUILTIN_MULSD, | |
2256 | IX86_BUILTIN_SUBPD, | |
2257 | IX86_BUILTIN_SUBSD, | |
2258 | ||
2259 | IX86_BUILTIN_CMPEQPD, | |
2260 | IX86_BUILTIN_CMPLTPD, | |
2261 | IX86_BUILTIN_CMPLEPD, | |
2262 | IX86_BUILTIN_CMPGTPD, | |
2263 | IX86_BUILTIN_CMPGEPD, | |
2264 | IX86_BUILTIN_CMPNEQPD, | |
2265 | IX86_BUILTIN_CMPNLTPD, | |
2266 | IX86_BUILTIN_CMPNLEPD, | |
2267 | IX86_BUILTIN_CMPNGTPD, | |
2268 | IX86_BUILTIN_CMPNGEPD, | |
2269 | IX86_BUILTIN_CMPORDPD, | |
2270 | IX86_BUILTIN_CMPUNORDPD, | |
2271 | IX86_BUILTIN_CMPNEPD, | |
2272 | IX86_BUILTIN_CMPEQSD, | |
2273 | IX86_BUILTIN_CMPLTSD, | |
2274 | IX86_BUILTIN_CMPLESD, | |
fbe5eb6d BS |
2275 | IX86_BUILTIN_CMPNEQSD, |
2276 | IX86_BUILTIN_CMPNLTSD, | |
2277 | IX86_BUILTIN_CMPNLESD, | |
fbe5eb6d BS |
2278 | IX86_BUILTIN_CMPORDSD, |
2279 | IX86_BUILTIN_CMPUNORDSD, | |
2280 | IX86_BUILTIN_CMPNESD, | |
2281 | ||
2282 | IX86_BUILTIN_COMIEQSD, | |
2283 | IX86_BUILTIN_COMILTSD, | |
2284 | IX86_BUILTIN_COMILESD, | |
2285 | IX86_BUILTIN_COMIGTSD, | |
2286 | IX86_BUILTIN_COMIGESD, | |
2287 | IX86_BUILTIN_COMINEQSD, | |
2288 | IX86_BUILTIN_UCOMIEQSD, | |
2289 | IX86_BUILTIN_UCOMILTSD, | |
2290 | IX86_BUILTIN_UCOMILESD, | |
2291 | IX86_BUILTIN_UCOMIGTSD, | |
2292 | IX86_BUILTIN_UCOMIGESD, | |
2293 | IX86_BUILTIN_UCOMINEQSD, | |
2294 | ||
2295 | IX86_BUILTIN_MAXPD, | |
2296 | IX86_BUILTIN_MAXSD, | |
2297 | IX86_BUILTIN_MINPD, | |
2298 | IX86_BUILTIN_MINSD, | |
2299 | ||
2300 | IX86_BUILTIN_ANDPD, | |
2301 | IX86_BUILTIN_ANDNPD, | |
2302 | IX86_BUILTIN_ORPD, | |
2303 | IX86_BUILTIN_XORPD, | |
2304 | ||
2305 | IX86_BUILTIN_SQRTPD, | |
2306 | IX86_BUILTIN_SQRTSD, | |
2307 | ||
2308 | IX86_BUILTIN_UNPCKHPD, | |
2309 | IX86_BUILTIN_UNPCKLPD, | |
2310 | ||
2311 | IX86_BUILTIN_SHUFPD, | |
2312 | ||
2313 | IX86_BUILTIN_LOADAPD, | |
2314 | IX86_BUILTIN_LOADUPD, | |
2315 | IX86_BUILTIN_STOREAPD, | |
2316 | IX86_BUILTIN_STOREUPD, | |
2317 | IX86_BUILTIN_LOADSD, | |
2318 | IX86_BUILTIN_STORESD, | |
2319 | IX86_BUILTIN_MOVSD, | |
2320 | ||
2321 | IX86_BUILTIN_LOADHPD, | |
2322 | IX86_BUILTIN_LOADLPD, | |
2323 | IX86_BUILTIN_STOREHPD, | |
2324 | IX86_BUILTIN_STORELPD, | |
2325 | ||
2326 | IX86_BUILTIN_CVTDQ2PD, | |
2327 | IX86_BUILTIN_CVTDQ2PS, | |
2328 | ||
2329 | IX86_BUILTIN_CVTPD2DQ, | |
2330 | IX86_BUILTIN_CVTPD2PI, | |
2331 | IX86_BUILTIN_CVTPD2PS, | |
2332 | IX86_BUILTIN_CVTTPD2DQ, | |
2333 | IX86_BUILTIN_CVTTPD2PI, | |
2334 | ||
2335 | IX86_BUILTIN_CVTPI2PD, | |
2336 | IX86_BUILTIN_CVTSI2SD, | |
453ee231 | 2337 | IX86_BUILTIN_CVTSI642SD, |
fbe5eb6d BS |
2338 | |
2339 | IX86_BUILTIN_CVTSD2SI, | |
453ee231 | 2340 | IX86_BUILTIN_CVTSD2SI64, |
fbe5eb6d BS |
2341 | IX86_BUILTIN_CVTSD2SS, |
2342 | IX86_BUILTIN_CVTSS2SD, | |
2343 | IX86_BUILTIN_CVTTSD2SI, | |
453ee231 | 2344 | IX86_BUILTIN_CVTTSD2SI64, |
fbe5eb6d BS |
2345 | |
2346 | IX86_BUILTIN_CVTPS2DQ, | |
2347 | IX86_BUILTIN_CVTPS2PD, | |
2348 | IX86_BUILTIN_CVTTPS2DQ, | |
2349 | ||
2350 | IX86_BUILTIN_MOVNTI, | |
2351 | IX86_BUILTIN_MOVNTPD, | |
2352 | IX86_BUILTIN_MOVNTDQ, | |
2353 | ||
2354 | IX86_BUILTIN_SETPD1, | |
2355 | IX86_BUILTIN_SETPD, | |
2356 | IX86_BUILTIN_CLRPD, | |
2357 | IX86_BUILTIN_SETRPD, | |
2358 | IX86_BUILTIN_LOADPD1, | |
2359 | IX86_BUILTIN_LOADRPD, | |
2360 | IX86_BUILTIN_STOREPD1, | |
2361 | IX86_BUILTIN_STORERPD, | |
2362 | ||
2363 | /* SSE2 MMX */ | |
2364 | IX86_BUILTIN_MASKMOVDQU, | |
2365 | IX86_BUILTIN_MOVMSKPD, | |
2366 | IX86_BUILTIN_PMOVMSKB128, | |
2367 | IX86_BUILTIN_MOVQ2DQ, | |
f02e1358 | 2368 | IX86_BUILTIN_MOVDQ2Q, |
fbe5eb6d BS |
2369 | |
2370 | IX86_BUILTIN_PACKSSWB128, | |
2371 | IX86_BUILTIN_PACKSSDW128, | |
2372 | IX86_BUILTIN_PACKUSWB128, | |
2373 | ||
2374 | IX86_BUILTIN_PADDB128, | |
2375 | IX86_BUILTIN_PADDW128, | |
2376 | IX86_BUILTIN_PADDD128, | |
2377 | IX86_BUILTIN_PADDQ128, | |
2378 | IX86_BUILTIN_PADDSB128, | |
2379 | IX86_BUILTIN_PADDSW128, | |
2380 | IX86_BUILTIN_PADDUSB128, | |
2381 | IX86_BUILTIN_PADDUSW128, | |
2382 | IX86_BUILTIN_PSUBB128, | |
2383 | IX86_BUILTIN_PSUBW128, | |
2384 | IX86_BUILTIN_PSUBD128, | |
2385 | IX86_BUILTIN_PSUBQ128, | |
2386 | IX86_BUILTIN_PSUBSB128, | |
2387 | IX86_BUILTIN_PSUBSW128, | |
2388 | IX86_BUILTIN_PSUBUSB128, | |
2389 | IX86_BUILTIN_PSUBUSW128, | |
2390 | ||
2391 | IX86_BUILTIN_PAND128, | |
2392 | IX86_BUILTIN_PANDN128, | |
2393 | IX86_BUILTIN_POR128, | |
2394 | IX86_BUILTIN_PXOR128, | |
2395 | ||
2396 | IX86_BUILTIN_PAVGB128, | |
2397 | IX86_BUILTIN_PAVGW128, | |
2398 | ||
2399 | IX86_BUILTIN_PCMPEQB128, | |
2400 | IX86_BUILTIN_PCMPEQW128, | |
2401 | IX86_BUILTIN_PCMPEQD128, | |
2402 | IX86_BUILTIN_PCMPGTB128, | |
2403 | IX86_BUILTIN_PCMPGTW128, | |
2404 | IX86_BUILTIN_PCMPGTD128, | |
2405 | ||
2406 | IX86_BUILTIN_PEXTRW128, | |
2407 | IX86_BUILTIN_PINSRW128, | |
2408 | ||
2409 | IX86_BUILTIN_PMADDWD128, | |
2410 | ||
2411 | IX86_BUILTIN_PMAXSW128, | |
2412 | IX86_BUILTIN_PMAXUB128, | |
2413 | IX86_BUILTIN_PMINSW128, | |
2414 | IX86_BUILTIN_PMINUB128, | |
2415 | ||
2416 | IX86_BUILTIN_PMULUDQ, | |
2417 | IX86_BUILTIN_PMULUDQ128, | |
2418 | IX86_BUILTIN_PMULHUW128, | |
2419 | IX86_BUILTIN_PMULHW128, | |
2420 | IX86_BUILTIN_PMULLW128, | |
2421 | ||
2422 | IX86_BUILTIN_PSADBW128, | |
2423 | IX86_BUILTIN_PSHUFHW, | |
2424 | IX86_BUILTIN_PSHUFLW, | |
2425 | IX86_BUILTIN_PSHUFD, | |
2426 | ||
2427 | IX86_BUILTIN_PSLLW128, | |
2428 | IX86_BUILTIN_PSLLD128, | |
2429 | IX86_BUILTIN_PSLLQ128, | |
2430 | IX86_BUILTIN_PSRAW128, | |
2431 | IX86_BUILTIN_PSRAD128, | |
2432 | IX86_BUILTIN_PSRLW128, | |
2433 | IX86_BUILTIN_PSRLD128, | |
2434 | IX86_BUILTIN_PSRLQ128, | |
ab3146fd | 2435 | IX86_BUILTIN_PSLLDQI128, |
fbe5eb6d BS |
2436 | IX86_BUILTIN_PSLLWI128, |
2437 | IX86_BUILTIN_PSLLDI128, | |
2438 | IX86_BUILTIN_PSLLQI128, | |
2439 | IX86_BUILTIN_PSRAWI128, | |
2440 | IX86_BUILTIN_PSRADI128, | |
ab3146fd | 2441 | IX86_BUILTIN_PSRLDQI128, |
fbe5eb6d BS |
2442 | IX86_BUILTIN_PSRLWI128, |
2443 | IX86_BUILTIN_PSRLDI128, | |
2444 | IX86_BUILTIN_PSRLQI128, | |
2445 | ||
2446 | IX86_BUILTIN_PUNPCKHBW128, | |
2447 | IX86_BUILTIN_PUNPCKHWD128, | |
2448 | IX86_BUILTIN_PUNPCKHDQ128, | |
077084dd | 2449 | IX86_BUILTIN_PUNPCKHQDQ128, |
fbe5eb6d BS |
2450 | IX86_BUILTIN_PUNPCKLBW128, |
2451 | IX86_BUILTIN_PUNPCKLWD128, | |
2452 | IX86_BUILTIN_PUNPCKLDQ128, | |
f02e1358 | 2453 | IX86_BUILTIN_PUNPCKLQDQ128, |
fbe5eb6d BS |
2454 | |
2455 | IX86_BUILTIN_CLFLUSH, | |
2456 | IX86_BUILTIN_MFENCE, | |
2457 | IX86_BUILTIN_LFENCE, | |
2458 | ||
22c7c85e L |
2459 | /* Prescott New Instructions. */ |
2460 | IX86_BUILTIN_ADDSUBPS, | |
2461 | IX86_BUILTIN_HADDPS, | |
2462 | IX86_BUILTIN_HSUBPS, | |
2463 | IX86_BUILTIN_MOVSHDUP, | |
2464 | IX86_BUILTIN_MOVSLDUP, | |
2465 | IX86_BUILTIN_ADDSUBPD, | |
2466 | IX86_BUILTIN_HADDPD, | |
2467 | IX86_BUILTIN_HSUBPD, | |
2468 | IX86_BUILTIN_LOADDDUP, | |
2469 | IX86_BUILTIN_MOVDDUP, | |
2470 | IX86_BUILTIN_LDDQU, | |
2471 | ||
2472 | IX86_BUILTIN_MONITOR, | |
2473 | IX86_BUILTIN_MWAIT, | |
2474 | ||
bd793c65 BS |
2475 | IX86_BUILTIN_MAX |
2476 | }; | |
bd793c65 | 2477 | \f |
b08de47e MM |
2478 | /* Max number of args passed in registers. If this is more than 3, we will |
2479 | have problems with ebx (register #4), since it is a caller save register and | |
2480 | is also used as the pic register in ELF. So for now, don't allow more than | |
2481 | 3 registers to be passed in registers. */ | |
2482 | ||
d2836273 JH |
2483 | #define REGPARM_MAX (TARGET_64BIT ? 6 : 3) |
2484 | ||
bcf17554 JH |
2485 | #define SSE_REGPARM_MAX (TARGET_64BIT ? 8 : (TARGET_SSE ? 3 : 0)) |
2486 | ||
2487 | #define MMX_REGPARM_MAX (TARGET_64BIT ? 0 : (TARGET_MMX ? 3 : 0)) | |
b08de47e | 2488 | |
c98f8742 JVA |
2489 | \f |
2490 | /* Specify the machine mode that this machine uses | |
2491 | for the index in the tablejump instruction. */ | |
6eb791fc | 2492 | #define CASE_VECTOR_MODE (!TARGET_64BIT || flag_pic ? SImode : DImode) |
c98f8742 | 2493 | |
c98f8742 JVA |
2494 | /* Define this as 1 if `char' should by default be signed; else as 0. */ |
2495 | #define DEFAULT_SIGNED_CHAR 1 | |
2496 | ||
f4365627 JH |
2497 | /* Number of bytes moved into a data cache for a single prefetch operation. */ |
2498 | #define PREFETCH_BLOCK ix86_cost->prefetch_block | |
2499 | ||
2500 | /* Number of prefetch operations that can be done in parallel. */ | |
2501 | #define SIMULTANEOUS_PREFETCHES ix86_cost->simultaneous_prefetches | |
2502 | ||
c98f8742 JVA |
2503 | /* Max number of bytes we can move from memory to memory |
2504 | in one reasonably fast instruction. */ | |
65d9c0ab JH |
2505 | #define MOVE_MAX 16 |
2506 | ||
2507 | /* MOVE_MAX_PIECES is the number of bytes at a time which we can | |
2508 | move efficiently, as opposed to MOVE_MAX which is the maximum | |
892a2d68 | 2509 | number of bytes we can move with a single instruction. */ |
65d9c0ab | 2510 | #define MOVE_MAX_PIECES (TARGET_64BIT ? 8 : 4) |
c98f8742 | 2511 | |
7e24ffc9 | 2512 | /* If a memory-to-memory move would take MOVE_RATIO or more simple |
70128ad9 | 2513 | move-instruction pairs, we will do a movmem or libcall instead. |
7e24ffc9 HPN |
2514 | Increasing the value will always make code faster, but eventually |
2515 | incurs high cost in increased code size. | |
c98f8742 | 2516 | |
e2e52e1b | 2517 | If you don't define this, a reasonable default is used. */ |
c98f8742 | 2518 | |
e2e52e1b | 2519 | #define MOVE_RATIO (optimize_size ? 3 : ix86_cost->move_ratio) |
c98f8742 JVA |
2520 | |
2521 | /* Define if shifts truncate the shift count | |
2522 | which implies one can omit a sign-extension or zero-extension | |
2523 | of a shift count. */ | |
892a2d68 | 2524 | /* On i386, shifts do truncate the count. But bit opcodes don't. */ |
c98f8742 JVA |
2525 | |
2526 | /* #define SHIFT_COUNT_TRUNCATED */ | |
2527 | ||
2528 | /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits | |
2529 | is done just by pretending it is already truncated. */ | |
2530 | #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
2531 | ||
d9f32422 JH |
2532 | /* A macro to update M and UNSIGNEDP when an object whose type is |
2533 | TYPE and which has the specified mode and signedness is to be | |
2534 | stored in a register. This macro is only called when TYPE is a | |
2535 | scalar type. | |
2536 | ||
f710504c | 2537 | On i386 it is sometimes useful to promote HImode and QImode |
d9f32422 JH |
2538 | quantities to SImode. The choice depends on target type. */ |
2539 | ||
2540 | #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \ | |
d9a5f180 | 2541 | do { \ |
d9f32422 JH |
2542 | if (((MODE) == HImode && TARGET_PROMOTE_HI_REGS) \ |
2543 | || ((MODE) == QImode && TARGET_PROMOTE_QI_REGS)) \ | |
d9a5f180 GS |
2544 | (MODE) = SImode; \ |
2545 | } while (0) | |
d9f32422 | 2546 | |
c98f8742 JVA |
2547 | /* Specify the machine mode that pointers have. |
2548 | After generation of rtl, the compiler makes no further distinction | |
2549 | between pointers and any other objects of this machine mode. */ | |
65d9c0ab | 2550 | #define Pmode (TARGET_64BIT ? DImode : SImode) |
c98f8742 JVA |
2551 | |
2552 | /* A function address in a call instruction | |
2553 | is a byte address (for indexing purposes) | |
2554 | so give the MEM rtx a byte's mode. */ | |
2555 | #define FUNCTION_MODE QImode | |
d4ba09c0 | 2556 | \f |
96e7ae40 JH |
2557 | /* A C expression for the cost of moving data from a register in class FROM to |
2558 | one in class TO. The classes are expressed using the enumeration values | |
2559 | such as `GENERAL_REGS'. A value of 2 is the default; other values are | |
2560 | interpreted relative to that. | |
d4ba09c0 | 2561 | |
96e7ae40 JH |
2562 | It is not required that the cost always equal 2 when FROM is the same as TO; |
2563 | on some machines it is expensive to move between registers if they are not | |
f84aa48a | 2564 | general registers. */ |
d4ba09c0 | 2565 | |
f84aa48a | 2566 | #define REGISTER_MOVE_COST(MODE, CLASS1, CLASS2) \ |
d9a5f180 | 2567 | ix86_register_move_cost ((MODE), (CLASS1), (CLASS2)) |
d4ba09c0 SC |
2568 | |
2569 | /* A C expression for the cost of moving data of mode M between a | |
2570 | register and memory. A value of 2 is the default; this cost is | |
2571 | relative to those in `REGISTER_MOVE_COST'. | |
2572 | ||
2573 | If moving between registers and memory is more expensive than | |
2574 | between two registers, you should define this macro to express the | |
fa79946e | 2575 | relative cost. */ |
d4ba09c0 | 2576 | |
d9a5f180 GS |
2577 | #define MEMORY_MOVE_COST(MODE, CLASS, IN) \ |
2578 | ix86_memory_move_cost ((MODE), (CLASS), (IN)) | |
d4ba09c0 SC |
2579 | |
2580 | /* A C expression for the cost of a branch instruction. A value of 1 | |
2581 | is the default; other values are interpreted relative to that. */ | |
2582 | ||
e075ae69 | 2583 | #define BRANCH_COST ix86_branch_cost |
d4ba09c0 SC |
2584 | |
2585 | /* Define this macro as a C expression which is nonzero if accessing | |
2586 | less than a word of memory (i.e. a `char' or a `short') is no | |
2587 | faster than accessing a word of memory, i.e., if such access | |
2588 | require more than one instruction or if there is no difference in | |
2589 | cost between byte and (aligned) word loads. | |
2590 | ||
2591 | When this macro is not defined, the compiler will access a field by | |
2592 | finding the smallest containing object; when it is defined, a | |
2593 | fullword load will be used if alignment permits. Unless bytes | |
2594 | accesses are faster than word accesses, using word accesses is | |
2595 | preferable since it may eliminate subsequent memory access if | |
2596 | subsequent accesses occur to other fields in the same word of the | |
2597 | structure, but to different bytes. */ | |
2598 | ||
2599 | #define SLOW_BYTE_ACCESS 0 | |
2600 | ||
2601 | /* Nonzero if access to memory by shorts is slow and undesirable. */ | |
2602 | #define SLOW_SHORT_ACCESS 0 | |
2603 | ||
d4ba09c0 SC |
2604 | /* Define this macro to be the value 1 if unaligned accesses have a |
2605 | cost many times greater than aligned accesses, for example if they | |
2606 | are emulated in a trap handler. | |
2607 | ||
9cd10576 KH |
2608 | When this macro is nonzero, the compiler will act as if |
2609 | `STRICT_ALIGNMENT' were nonzero when generating code for block | |
d4ba09c0 | 2610 | moves. This can cause significantly more instructions to be |
9cd10576 | 2611 | produced. Therefore, do not set this macro nonzero if unaligned |
d4ba09c0 SC |
2612 | accesses only add a cycle or two to the time for a memory access. |
2613 | ||
2614 | If the value of this macro is always zero, it need not be defined. */ | |
2615 | ||
e1565e65 | 2616 | /* #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 0 */ |
d4ba09c0 | 2617 | |
d4ba09c0 SC |
2618 | /* Define this macro if it is as good or better to call a constant |
2619 | function address than to call an address kept in a register. | |
2620 | ||
2621 | Desirable on the 386 because a CALL with a constant address is | |
2622 | faster than one with a register address. */ | |
2623 | ||
2624 | #define NO_FUNCTION_CSE | |
c98f8742 | 2625 | \f |
c572e5ba JVA |
2626 | /* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE, |
2627 | return the mode to be used for the comparison. | |
2628 | ||
2629 | For floating-point equality comparisons, CCFPEQmode should be used. | |
e075ae69 | 2630 | VOIDmode should be used in all other cases. |
c572e5ba | 2631 | |
16189740 | 2632 | For integer comparisons against zero, reduce to CCNOmode or CCZmode if |
e075ae69 | 2633 | possible, to allow for more combinations. */ |
c98f8742 | 2634 | |
d9a5f180 | 2635 | #define SELECT_CC_MODE(OP, X, Y) ix86_cc_mode ((OP), (X), (Y)) |
9e7adcb3 | 2636 | |
9cd10576 | 2637 | /* Return nonzero if MODE implies a floating point inequality can be |
9e7adcb3 JH |
2638 | reversed. */ |
2639 | ||
2640 | #define REVERSIBLE_CC_MODE(MODE) 1 | |
2641 | ||
2642 | /* A C expression whose value is reversed condition code of the CODE for | |
2643 | comparison done in CC_MODE mode. */ | |
3c5cb3e4 | 2644 | #define REVERSE_CONDITION(CODE, MODE) ix86_reverse_condition ((CODE), (MODE)) |
9e7adcb3 | 2645 | |
c98f8742 JVA |
2646 | \f |
2647 | /* Control the assembler format that we output, to the extent | |
2648 | this does not vary between assemblers. */ | |
2649 | ||
2650 | /* How to refer to registers in assembler output. | |
892a2d68 | 2651 | This sequence is indexed by compiler's hard-register-number (see above). */ |
c98f8742 JVA |
2652 | |
2653 | /* In order to refer to the first 8 regs as 32 bit regs prefix an "e" | |
2654 | For non floating point regs, the following are the HImode names. | |
2655 | ||
2656 | For float regs, the stack top is sometimes referred to as "%st(0)" | |
a55f4481 | 2657 | instead of just "%st". PRINT_OPERAND handles this with the "y" code. */ |
c98f8742 | 2658 | |
a7180f70 BS |
2659 | #define HI_REGISTER_NAMES \ |
2660 | {"ax","dx","cx","bx","si","di","bp","sp", \ | |
480feac0 ZW |
2661 | "st","st(1)","st(2)","st(3)","st(4)","st(5)","st(6)","st(7)", \ |
2662 | "argp", "flags", "fpsr", "dirflag", "frame", \ | |
a7180f70 | 2663 | "xmm0","xmm1","xmm2","xmm3","xmm4","xmm5","xmm6","xmm7", \ |
3f3f2124 JH |
2664 | "mm0", "mm1", "mm2", "mm3", "mm4", "mm5", "mm6", "mm7" , \ |
2665 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", \ | |
2666 | "xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15"} | |
a7180f70 | 2667 | |
c98f8742 JVA |
2668 | #define REGISTER_NAMES HI_REGISTER_NAMES |
2669 | ||
2670 | /* Table of additional register names to use in user input. */ | |
2671 | ||
2672 | #define ADDITIONAL_REGISTER_NAMES \ | |
54d26233 MH |
2673 | { { "eax", 0 }, { "edx", 1 }, { "ecx", 2 }, { "ebx", 3 }, \ |
2674 | { "esi", 4 }, { "edi", 5 }, { "ebp", 6 }, { "esp", 7 }, \ | |
3f3f2124 JH |
2675 | { "rax", 0 }, { "rdx", 1 }, { "rcx", 2 }, { "rbx", 3 }, \ |
2676 | { "rsi", 4 }, { "rdi", 5 }, { "rbp", 6 }, { "rsp", 7 }, \ | |
54d26233 | 2677 | { "al", 0 }, { "dl", 1 }, { "cl", 2 }, { "bl", 3 }, \ |
a7180f70 BS |
2678 | { "ah", 0 }, { "dh", 1 }, { "ch", 2 }, { "bh", 3 }, \ |
2679 | { "mm0", 8}, { "mm1", 9}, { "mm2", 10}, { "mm3", 11}, \ | |
2680 | { "mm4", 12}, { "mm5", 13}, { "mm6", 14}, { "mm7", 15} } | |
c98f8742 JVA |
2681 | |
2682 | /* Note we are omitting these since currently I don't know how | |
2683 | to get gcc to use these, since they want the same but different | |
2684 | number as al, and ax. | |
2685 | */ | |
2686 | ||
c98f8742 | 2687 | #define QI_REGISTER_NAMES \ |
3f3f2124 | 2688 | {"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl",} |
c98f8742 JVA |
2689 | |
2690 | /* These parallel the array above, and can be used to access bits 8:15 | |
892a2d68 | 2691 | of regs 0 through 3. */ |
c98f8742 JVA |
2692 | |
2693 | #define QI_HIGH_REGISTER_NAMES \ | |
2694 | {"ah", "dh", "ch", "bh", } | |
2695 | ||
2696 | /* How to renumber registers for dbx and gdb. */ | |
2697 | ||
d9a5f180 GS |
2698 | #define DBX_REGISTER_NUMBER(N) \ |
2699 | (TARGET_64BIT ? dbx64_register_map[(N)] : dbx_register_map[(N)]) | |
83774849 RH |
2700 | |
2701 | extern int const dbx_register_map[FIRST_PSEUDO_REGISTER]; | |
0f7fa3d0 | 2702 | extern int const dbx64_register_map[FIRST_PSEUDO_REGISTER]; |
83774849 | 2703 | extern int const svr4_dbx_register_map[FIRST_PSEUDO_REGISTER]; |
c98f8742 | 2704 | |
469ac993 JM |
2705 | /* Before the prologue, RA is at 0(%esp). */ |
2706 | #define INCOMING_RETURN_ADDR_RTX \ | |
f64cecad | 2707 | gen_rtx_MEM (VOIDmode, gen_rtx_REG (VOIDmode, STACK_POINTER_REGNUM)) |
fce5a9f2 | 2708 | |
e414ab29 | 2709 | /* After the prologue, RA is at -4(AP) in the current frame. */ |
1020a5ab RH |
2710 | #define RETURN_ADDR_RTX(COUNT, FRAME) \ |
2711 | ((COUNT) == 0 \ | |
2712 | ? gen_rtx_MEM (Pmode, plus_constant (arg_pointer_rtx, -UNITS_PER_WORD)) \ | |
2713 | : gen_rtx_MEM (Pmode, plus_constant (FRAME, UNITS_PER_WORD))) | |
e414ab29 | 2714 | |
892a2d68 | 2715 | /* PC is dbx register 8; let's use that column for RA. */ |
0f7fa3d0 | 2716 | #define DWARF_FRAME_RETURN_COLUMN (TARGET_64BIT ? 16 : 8) |
469ac993 | 2717 | |
a6ab3aad | 2718 | /* Before the prologue, the top of the frame is at 4(%esp). */ |
0f7fa3d0 | 2719 | #define INCOMING_FRAME_SP_OFFSET UNITS_PER_WORD |
a6ab3aad | 2720 | |
1020a5ab RH |
2721 | /* Describe how we implement __builtin_eh_return. */ |
2722 | #define EH_RETURN_DATA_REGNO(N) ((N) < 2 ? (N) : INVALID_REGNUM) | |
2723 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 2) | |
2724 | ||
ad919812 | 2725 | |
e4c4ebeb RH |
2726 | /* Select a format to encode pointers in exception handling data. CODE |
2727 | is 0 for data, 1 for code labels, 2 for function pointers. GLOBAL is | |
2728 | true if the symbol may be affected by dynamic relocations. | |
2729 | ||
2730 | ??? All x86 object file formats are capable of representing this. | |
2731 | After all, the relocation needed is the same as for the call insn. | |
2732 | Whether or not a particular assembler allows us to enter such, I | |
2733 | guess we'll have to see. */ | |
d9a5f180 | 2734 | #define ASM_PREFERRED_EH_DATA_FORMAT(CODE, GLOBAL) \ |
b932f770 | 2735 | (flag_pic \ |
d9a5f180 | 2736 | ? ((GLOBAL) ? DW_EH_PE_indirect : 0) | DW_EH_PE_pcrel | DW_EH_PE_sdata4\ |
e4c4ebeb RH |
2737 | : DW_EH_PE_absptr) |
2738 | ||
c98f8742 JVA |
2739 | /* This is how to output an insn to push a register on the stack. |
2740 | It need not be very fast code. */ | |
2741 | ||
d9a5f180 | 2742 | #define ASM_OUTPUT_REG_PUSH(FILE, REGNO) \ |
0d1c5774 JJ |
2743 | do { \ |
2744 | if (TARGET_64BIT) \ | |
2745 | asm_fprintf ((FILE), "\tpush{q}\t%%r%s\n", \ | |
2746 | reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0)); \ | |
2747 | else \ | |
2748 | asm_fprintf ((FILE), "\tpush{l}\t%%e%s\n", reg_names[(REGNO)]); \ | |
2749 | } while (0) | |
c98f8742 JVA |
2750 | |
2751 | /* This is how to output an insn to pop a register from the stack. | |
2752 | It need not be very fast code. */ | |
2753 | ||
d9a5f180 | 2754 | #define ASM_OUTPUT_REG_POP(FILE, REGNO) \ |
0d1c5774 JJ |
2755 | do { \ |
2756 | if (TARGET_64BIT) \ | |
2757 | asm_fprintf ((FILE), "\tpop{q}\t%%r%s\n", \ | |
2758 | reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0)); \ | |
2759 | else \ | |
2760 | asm_fprintf ((FILE), "\tpop{l}\t%%e%s\n", reg_names[(REGNO)]); \ | |
2761 | } while (0) | |
c98f8742 | 2762 | |
f88c65f7 | 2763 | /* This is how to output an element of a case-vector that is absolute. */ |
c98f8742 JVA |
2764 | |
2765 | #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \ | |
d9a5f180 | 2766 | ix86_output_addr_vec_elt ((FILE), (VALUE)) |
c98f8742 | 2767 | |
f88c65f7 | 2768 | /* This is how to output an element of a case-vector that is relative. */ |
c98f8742 | 2769 | |
33f7f353 | 2770 | #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \ |
d9a5f180 | 2771 | ix86_output_addr_diff_elt ((FILE), (VALUE), (REL)) |
f88c65f7 RH |
2772 | |
2773 | /* Under some conditions we need jump tables in the text section, because | |
2774 | the assembler cannot handle label differences between sections. */ | |
2775 | ||
2776 | #define JUMP_TABLES_IN_TEXT_SECTION \ | |
2777 | (!TARGET_64BIT && flag_pic && !HAVE_AS_GOTOFF_IN_DATA) | |
c98f8742 | 2778 | |
fce5a9f2 | 2779 | /* A C statement that outputs an address constant appropriate to |
1865dbb5 JM |
2780 | for DWARF debugging. */ |
2781 | ||
d9a5f180 GS |
2782 | #define ASM_OUTPUT_DWARF_ADDR_CONST(FILE, X) \ |
2783 | i386_dwarf_output_addr_const ((FILE), (X)) | |
1865dbb5 | 2784 | |
b9203463 RH |
2785 | /* Emit a dtp-relative reference to a TLS variable. */ |
2786 | ||
2787 | #ifdef HAVE_AS_TLS | |
2788 | #define ASM_OUTPUT_DWARF_DTPREL(FILE, SIZE, X) \ | |
2789 | i386_output_dwarf_dtprel (FILE, SIZE, X) | |
2790 | #endif | |
2791 | ||
cea3bd3e RH |
2792 | /* Switch to init or fini section via SECTION_OP, emit a call to FUNC, |
2793 | and switch back. For x86 we do this only to save a few bytes that | |
2794 | would otherwise be unused in the text section. */ | |
2795 | #define CRT_CALL_STATIC_FUNCTION(SECTION_OP, FUNC) \ | |
2796 | asm (SECTION_OP "\n\t" \ | |
2797 | "call " USER_LABEL_PREFIX #FUNC "\n" \ | |
2798 | TEXT_SECTION_ASM_OP); | |
74b42c8b | 2799 | \f |
c98f8742 JVA |
2800 | /* Print operand X (an rtx) in assembler syntax to file FILE. |
2801 | CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified. | |
ef6257cd JH |
2802 | Effect of various CODE letters is described in i386.c near |
2803 | print_operand function. */ | |
c98f8742 | 2804 | |
d9a5f180 | 2805 | #define PRINT_OPERAND_PUNCT_VALID_P(CODE) \ |
f996902d | 2806 | ((CODE) == '*' || (CODE) == '+' || (CODE) == '&') |
c98f8742 JVA |
2807 | |
2808 | #define PRINT_OPERAND(FILE, X, CODE) \ | |
d9a5f180 | 2809 | print_operand ((FILE), (X), (CODE)) |
c98f8742 JVA |
2810 | |
2811 | #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \ | |
d9a5f180 | 2812 | print_operand_address ((FILE), (ADDR)) |
c98f8742 | 2813 | |
f996902d RH |
2814 | #define OUTPUT_ADDR_CONST_EXTRA(FILE, X, FAIL) \ |
2815 | do { \ | |
2816 | if (! output_addr_const_extra (FILE, (X))) \ | |
2817 | goto FAIL; \ | |
2818 | } while (0); | |
2819 | ||
c98f8742 JVA |
2820 | /* a letter which is not needed by the normal asm syntax, which |
2821 | we can use for operand syntax in the extended asm */ | |
2822 | ||
2823 | #define ASM_OPERAND_LETTER '#' | |
c98f8742 | 2824 | #define RET return "" |
d9a5f180 | 2825 | #define AT_SP(MODE) (gen_rtx_MEM ((MODE), stack_pointer_rtx)) |
d4ba09c0 | 2826 | \f |
e075ae69 RH |
2827 | /* Define the codes that are matched by predicates in i386.c. */ |
2828 | ||
2829 | #define PREDICATE_CODES \ | |
7dd4b4a3 JH |
2830 | {"x86_64_immediate_operand", {CONST_INT, SUBREG, REG, \ |
2831 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2832 | {"x86_64_nonmemory_operand", {CONST_INT, SUBREG, REG, \ | |
2833 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2834 | {"x86_64_movabs_operand", {CONST_INT, SUBREG, REG, \ | |
2835 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2836 | {"x86_64_szext_nonmemory_operand", {CONST_INT, SUBREG, REG, \ | |
2837 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2838 | {"x86_64_general_operand", {CONST_INT, SUBREG, REG, MEM, \ | |
2839 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2840 | {"x86_64_szext_general_operand", {CONST_INT, SUBREG, REG, MEM, \ | |
2841 | SYMBOL_REF, LABEL_REF, CONST}}, \ | |
2842 | {"x86_64_zext_immediate_operand", {CONST_INT, CONST_DOUBLE, CONST, \ | |
2843 | SYMBOL_REF, LABEL_REF}}, \ | |
371bc54b | 2844 | {"shiftdi_operand", {SUBREG, REG, MEM}}, \ |
794a292d | 2845 | {"const_int_1_31_operand", {CONST_INT}}, \ |
e075ae69 | 2846 | {"symbolic_operand", {SYMBOL_REF, LABEL_REF, CONST}}, \ |
2247f6ed JH |
2847 | {"aligned_operand", {CONST_INT, CONST_DOUBLE, CONST, SYMBOL_REF, \ |
2848 | LABEL_REF, SUBREG, REG, MEM}}, \ | |
e075ae69 | 2849 | {"pic_symbolic_operand", {CONST}}, \ |
e1ff012c | 2850 | {"call_insn_operand", {REG, SUBREG, MEM, SYMBOL_REF}}, \ |
4977bab6 | 2851 | {"sibcall_insn_operand", {REG, SUBREG, SYMBOL_REF}}, \ |
eaf19aba | 2852 | {"constant_call_address_operand", {SYMBOL_REF, CONST}}, \ |
e075ae69 RH |
2853 | {"const0_operand", {CONST_INT, CONST_DOUBLE}}, \ |
2854 | {"const1_operand", {CONST_INT}}, \ | |
2855 | {"const248_operand", {CONST_INT}}, \ | |
ebe75517 JH |
2856 | {"const_0_to_3_operand", {CONST_INT}}, \ |
2857 | {"const_0_to_7_operand", {CONST_INT}}, \ | |
2858 | {"const_0_to_15_operand", {CONST_INT}}, \ | |
2859 | {"const_0_to_255_operand", {CONST_INT}}, \ | |
e075ae69 | 2860 | {"incdec_operand", {CONST_INT}}, \ |
915119a5 | 2861 | {"mmx_reg_operand", {REG}}, \ |
e075ae69 | 2862 | {"reg_no_sp_operand", {SUBREG, REG}}, \ |
2c5a510c RH |
2863 | {"general_no_elim_operand", {CONST_INT, CONST_DOUBLE, CONST, \ |
2864 | SYMBOL_REF, LABEL_REF, SUBREG, REG, MEM}}, \ | |
2865 | {"nonmemory_no_elim_operand", {CONST_INT, REG, SUBREG}}, \ | |
7ec70495 | 2866 | {"index_register_operand", {SUBREG, REG}}, \ |
4977bab6 | 2867 | {"flags_reg_operand", {REG}}, \ |
e075ae69 RH |
2868 | {"q_regs_operand", {SUBREG, REG}}, \ |
2869 | {"non_q_regs_operand", {SUBREG, REG}}, \ | |
9e7adcb3 JH |
2870 | {"fcmov_comparison_operator", {EQ, NE, LTU, GTU, LEU, GEU, UNORDERED, \ |
2871 | ORDERED, LT, UNLT, GT, UNGT, LE, UNLE, \ | |
2872 | GE, UNGE, LTGT, UNEQ}}, \ | |
bf71a4f8 JH |
2873 | {"sse_comparison_operator", {EQ, LT, LE, UNORDERED, NE, UNGE, UNGT, \ |
2874 | ORDERED, UNEQ, UNLT, UNLE, LTGT, GE, GT \ | |
2875 | }}, \ | |
9076b9c1 | 2876 | {"ix86_comparison_operator", {EQ, NE, LE, LT, GE, GT, LEU, LTU, GEU, \ |
9e7adcb3 JH |
2877 | GTU, UNORDERED, ORDERED, UNLE, UNLT, \ |
2878 | UNGE, UNGT, LTGT, UNEQ }}, \ | |
e6e81735 JH |
2879 | {"ix86_carry_flag_operator", {LTU, LT, UNLT, GT, UNGT, LE, UNLE, \ |
2880 | GE, UNGE, LTGT, UNEQ}}, \ | |
e075ae69 RH |
2881 | {"cmp_fp_expander_operand", {CONST_DOUBLE, SUBREG, REG, MEM}}, \ |
2882 | {"ext_register_operand", {SUBREG, REG}}, \ | |
2883 | {"binary_fp_operator", {PLUS, MINUS, MULT, DIV}}, \ | |
2884 | {"mult_operator", {MULT}}, \ | |
2885 | {"div_operator", {DIV}}, \ | |
2886 | {"arith_or_logical_operator", {PLUS, MULT, AND, IOR, XOR, SMIN, SMAX, \ | |
2887 | UMIN, UMAX, COMPARE, MINUS, DIV, MOD, \ | |
2888 | UDIV, UMOD, ASHIFT, ROTATE, ASHIFTRT, \ | |
2889 | LSHIFTRT, ROTATERT}}, \ | |
e9e80858 | 2890 | {"promotable_binary_operator", {PLUS, MULT, AND, IOR, XOR, ASHIFT}}, \ |
e075ae69 RH |
2891 | {"memory_displacement_operand", {MEM}}, \ |
2892 | {"cmpsi_operand", {CONST_INT, CONST_DOUBLE, CONST, SYMBOL_REF, \ | |
6343a50e | 2893 | LABEL_REF, SUBREG, REG, MEM, AND}}, \ |
f996902d RH |
2894 | {"long_memory_operand", {MEM}}, \ |
2895 | {"tls_symbolic_operand", {SYMBOL_REF}}, \ | |
2896 | {"global_dynamic_symbolic_operand", {SYMBOL_REF}}, \ | |
2897 | {"local_dynamic_symbolic_operand", {SYMBOL_REF}}, \ | |
2898 | {"initial_exec_symbolic_operand", {SYMBOL_REF}}, \ | |
c3c637e3 GS |
2899 | {"local_exec_symbolic_operand", {SYMBOL_REF}}, \ |
2900 | {"any_fp_register_operand", {REG}}, \ | |
2901 | {"register_and_not_any_fp_reg_operand", {REG}}, \ | |
2902 | {"fp_register_operand", {REG}}, \ | |
2903 | {"register_and_not_fp_reg_operand", {REG}}, \ | |
4977bab6 | 2904 | {"zero_extended_scalar_load_operand", {MEM}}, \ |
fdc4b40b | 2905 | {"vector_move_operand", {CONST_VECTOR, SUBREG, REG, MEM}}, \ |
74dc3e94 RH |
2906 | {"no_seg_address_operand", {CONST_INT, CONST_DOUBLE, CONST, SYMBOL_REF, \ |
2907 | LABEL_REF, SUBREG, REG, MEM, PLUS, MULT}}, | |
c76aab11 RH |
2908 | |
2909 | /* A list of predicates that do special things with modes, and so | |
2910 | should not elicit warnings for VOIDmode match_operand. */ | |
2911 | ||
2912 | #define SPECIAL_MODE_PREDICATES \ | |
2913 | "ext_register_operand", | |
c98f8742 | 2914 | \f |
5bf0ebab RH |
2915 | /* Which processor to schedule for. The cpu attribute defines a list that |
2916 | mirrors this list, so changes to i386.md must be made at the same time. */ | |
2917 | ||
2918 | enum processor_type | |
2919 | { | |
2920 | PROCESSOR_I386, /* 80386 */ | |
2921 | PROCESSOR_I486, /* 80486DX, 80486SX, 80486DX[24] */ | |
2922 | PROCESSOR_PENTIUM, | |
2923 | PROCESSOR_PENTIUMPRO, | |
2924 | PROCESSOR_K6, | |
2925 | PROCESSOR_ATHLON, | |
2926 | PROCESSOR_PENTIUM4, | |
4977bab6 | 2927 | PROCESSOR_K8, |
89c43c0a | 2928 | PROCESSOR_NOCONA, |
5bf0ebab RH |
2929 | PROCESSOR_max |
2930 | }; | |
2931 | ||
9e555526 RH |
2932 | extern enum processor_type ix86_tune; |
2933 | extern const char *ix86_tune_string; | |
5bf0ebab RH |
2934 | |
2935 | extern enum processor_type ix86_arch; | |
2936 | extern const char *ix86_arch_string; | |
2937 | ||
2938 | enum fpmath_unit | |
2939 | { | |
2940 | FPMATH_387 = 1, | |
2941 | FPMATH_SSE = 2 | |
2942 | }; | |
2943 | ||
2944 | extern enum fpmath_unit ix86_fpmath; | |
2945 | extern const char *ix86_fpmath_string; | |
2946 | ||
f996902d RH |
2947 | enum tls_dialect |
2948 | { | |
2949 | TLS_DIALECT_GNU, | |
2950 | TLS_DIALECT_SUN | |
2951 | }; | |
2952 | ||
2953 | extern enum tls_dialect ix86_tls_dialect; | |
2954 | extern const char *ix86_tls_dialect_string; | |
2955 | ||
6189a572 | 2956 | enum cmodel { |
5bf0ebab RH |
2957 | CM_32, /* The traditional 32-bit ABI. */ |
2958 | CM_SMALL, /* Assumes all code and data fits in the low 31 bits. */ | |
2959 | CM_KERNEL, /* Assumes all code and data fits in the high 31 bits. */ | |
2960 | CM_MEDIUM, /* Assumes code fits in the low 31 bits; data unlimited. */ | |
2961 | CM_LARGE, /* No assumptions. */ | |
2962 | CM_SMALL_PIC /* Assumes code+data+got/plt fits in a 31 bit region. */ | |
6189a572 JH |
2963 | }; |
2964 | ||
5bf0ebab RH |
2965 | extern enum cmodel ix86_cmodel; |
2966 | extern const char *ix86_cmodel_string; | |
2967 | ||
8362f420 JH |
2968 | /* Size of the RED_ZONE area. */ |
2969 | #define RED_ZONE_SIZE 128 | |
2970 | /* Reserved area of the red zone for temporaries. */ | |
2971 | #define RED_ZONE_RESERVE 8 | |
c93e80a5 JH |
2972 | |
2973 | enum asm_dialect { | |
2974 | ASM_ATT, | |
2975 | ASM_INTEL | |
2976 | }; | |
5bf0ebab | 2977 | |
c93e80a5 | 2978 | extern const char *ix86_asm_string; |
80f33d06 | 2979 | extern enum asm_dialect ix86_asm_dialect; |
5bf0ebab RH |
2980 | |
2981 | extern int ix86_regparm; | |
fce5a9f2 | 2982 | extern const char *ix86_regparm_string; |
5bf0ebab | 2983 | |
95899b34 | 2984 | extern unsigned int ix86_preferred_stack_boundary; |
5bf0ebab RH |
2985 | extern const char *ix86_preferred_stack_boundary_string; |
2986 | ||
2987 | extern int ix86_branch_cost; | |
2988 | extern const char *ix86_branch_cost_string; | |
2989 | ||
2990 | extern const char *ix86_debug_arg_string; | |
2991 | extern const char *ix86_debug_addr_string; | |
2992 | ||
2993 | /* Obsoleted by -f options. Remove before 3.2 ships. */ | |
2994 | extern const char *ix86_align_loops_string; | |
2995 | extern const char *ix86_align_jumps_string; | |
2996 | extern const char *ix86_align_funcs_string; | |
2997 | ||
2998 | /* Smallest class containing REGNO. */ | |
2999 | extern enum reg_class const regclass_map[FIRST_PSEUDO_REGISTER]; | |
3000 | ||
d9a5f180 GS |
3001 | extern rtx ix86_compare_op0; /* operand 0 for comparisons */ |
3002 | extern rtx ix86_compare_op1; /* operand 1 for comparisons */ | |
22fb740d JH |
3003 | \f |
3004 | /* To properly truncate FP values into integers, we need to set i387 control | |
3005 | word. We can't emit proper mode switching code before reload, as spills | |
3006 | generated by reload may truncate values incorrectly, but we still can avoid | |
3007 | redundant computation of new control word by the mode switching pass. | |
3008 | The fldcw instructions are still emitted redundantly, but this is probably | |
3009 | not going to be noticeable problem, as most CPUs do have fast path for | |
fce5a9f2 | 3010 | the sequence. |
22fb740d JH |
3011 | |
3012 | The machinery is to emit simple truncation instructions and split them | |
3013 | before reload to instructions having USEs of two memory locations that | |
3014 | are filled by this code to old and new control word. | |
fce5a9f2 | 3015 | |
22fb740d JH |
3016 | Post-reload pass may be later used to eliminate the redundant fildcw if |
3017 | needed. */ | |
3018 | ||
3019 | enum fp_cw_mode {FP_CW_STORED, FP_CW_UNINITIALIZED, FP_CW_ANY}; | |
3020 | ||
3021 | /* Define this macro if the port needs extra instructions inserted | |
3022 | for mode switching in an optimizing compilation. */ | |
3023 | ||
fa1a0d02 | 3024 | #define OPTIMIZE_MODE_SWITCHING(ENTITY) ix86_optimize_mode_switching |
22fb740d JH |
3025 | |
3026 | /* If you define `OPTIMIZE_MODE_SWITCHING', you have to define this as | |
3027 | initializer for an array of integers. Each initializer element N | |
3028 | refers to an entity that needs mode switching, and specifies the | |
3029 | number of different modes that might need to be set for this | |
3030 | entity. The position of the initializer in the initializer - | |
3031 | starting counting at zero - determines the integer that is used to | |
3032 | refer to the mode-switched entity in question. */ | |
3033 | ||
3034 | #define NUM_MODES_FOR_MODE_SWITCHING { FP_CW_ANY } | |
3035 | ||
3036 | /* ENTITY is an integer specifying a mode-switched entity. If | |
3037 | `OPTIMIZE_MODE_SWITCHING' is defined, you must define this macro to | |
3038 | return an integer value not larger than the corresponding element | |
3039 | in `NUM_MODES_FOR_MODE_SWITCHING', to denote the mode that ENTITY | |
3040 | must be switched into prior to the execution of INSN. */ | |
3041 | ||
3042 | #define MODE_NEEDED(ENTITY, I) \ | |
3043 | (GET_CODE (I) == CALL_INSN \ | |
3044 | || (GET_CODE (I) == INSN && (asm_noperands (PATTERN (I)) >= 0 \ | |
3045 | || GET_CODE (PATTERN (I)) == ASM_INPUT))\ | |
3046 | ? FP_CW_UNINITIALIZED \ | |
3047 | : recog_memoized (I) < 0 || get_attr_type (I) != TYPE_FISTP \ | |
3048 | ? FP_CW_ANY \ | |
3049 | : FP_CW_STORED) | |
3050 | ||
3051 | /* This macro specifies the order in which modes for ENTITY are | |
3052 | processed. 0 is the highest priority. */ | |
3053 | ||
d9a5f180 | 3054 | #define MODE_PRIORITY_TO_MODE(ENTITY, N) (N) |
22fb740d JH |
3055 | |
3056 | /* Generate one or more insns to set ENTITY to MODE. HARD_REG_LIVE | |
3057 | is the set of hard registers live at the point where the insn(s) | |
3058 | are to be inserted. */ | |
3059 | ||
3060 | #define EMIT_MODE_SET(ENTITY, MODE, HARD_REGS_LIVE) \ | |
d9a5f180 | 3061 | ((MODE) == FP_CW_STORED \ |
22fb740d JH |
3062 | ? emit_i387_cw_initialization (assign_386_stack_local (HImode, 1), \ |
3063 | assign_386_stack_local (HImode, 2)), 0\ | |
3064 | : 0) | |
0f0138b6 JH |
3065 | \f |
3066 | /* Avoid renaming of stack registers, as doing so in combination with | |
3067 | scheduling just increases amount of live registers at time and in | |
3068 | the turn amount of fxch instructions needed. | |
3069 | ||
43f3a59d | 3070 | ??? Maybe Pentium chips benefits from renaming, someone can try.... */ |
0f0138b6 | 3071 | |
d9a5f180 GS |
3072 | #define HARD_REGNO_RENAME_OK(SRC, TARGET) \ |
3073 | ((SRC) < FIRST_STACK_REG || (SRC) > LAST_STACK_REG) | |
22fb740d | 3074 | |
3b3c6a3f | 3075 | \f |
e91f04de CH |
3076 | #define DLL_IMPORT_EXPORT_PREFIX '#' |
3077 | ||
3078 | #define FASTCALL_PREFIX '@' | |
fa1a0d02 JH |
3079 | \f |
3080 | struct machine_function GTY(()) | |
3081 | { | |
3082 | struct stack_local_entry *stack_locals; | |
3083 | const char *some_ld_name; | |
3084 | int save_varrargs_registers; | |
3085 | int accesses_prev_frame; | |
3086 | int optimize_mode_switching; | |
d9b40e8d JH |
3087 | /* Set by ix86_compute_frame_layout and used by prologue/epilogue expander to |
3088 | determine the style used. */ | |
3089 | int use_fast_prologue_epilogue; | |
d7394366 JH |
3090 | /* Number of saved registers USE_FAST_PROLOGUE_EPILOGUE has been computed |
3091 | for. */ | |
3092 | int use_fast_prologue_epilogue_nregs; | |
fa1a0d02 JH |
3093 | }; |
3094 | ||
3095 | #define ix86_stack_locals (cfun->machine->stack_locals) | |
3096 | #define ix86_save_varrargs_registers (cfun->machine->save_varrargs_registers) | |
3097 | #define ix86_optimize_mode_switching (cfun->machine->optimize_mode_switching) | |
249e6b63 | 3098 | |
1bc7c5b6 ZW |
3099 | /* Control behavior of x86_file_start. */ |
3100 | #define X86_FILE_START_VERSION_DIRECTIVE false | |
3101 | #define X86_FILE_START_FLTUSED false | |
3102 | ||
c98f8742 JVA |
3103 | /* |
3104 | Local variables: | |
3105 | version-control: t | |
3106 | End: | |
3107 | */ |