]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/i386/tmmintrin.h
Update copyright years.
[thirdparty/gcc.git] / gcc / config / i386 / tmmintrin.h
CommitLineData
f1717362 1/* Copyright (C) 2006-2016 Free Software Foundation, Inc.
2b4894c5 2
3 This file is part of GCC.
4
5 GCC is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
6bc9506f 7 the Free Software Foundation; either version 3, or (at your option)
2b4894c5 8 any later version.
9
10 GCC is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 GNU General Public License for more details.
14
6bc9506f 15 Under Section 7 of GPL version 3, you are granted additional
16 permissions described in the GCC Runtime Library Exception, version
17 3.1, as published by the Free Software Foundation.
2b4894c5 18
6bc9506f 19 You should have received a copy of the GNU General Public License and
20 a copy of the GCC Runtime Library Exception along with this program;
21 see the files COPYING3 and COPYING.RUNTIME respectively. If not, see
22 <http://www.gnu.org/licenses/>. */
2b4894c5 23
24/* Implemented from the specification included in the Intel C++ Compiler
25 User Guide and Reference, version 9.1. */
26
27#ifndef _TMMINTRIN_H_INCLUDED
28#define _TMMINTRIN_H_INCLUDED
29
3d775f8e 30/* We need definitions from the SSE3, SSE2 and SSE header files*/
2b4894c5 31#include <pmmintrin.h>
32
ef21d40e 33#ifndef __SSSE3__
34#pragma GCC push_options
35#pragma GCC target("ssse3")
36#define __DISABLE_SSSE3__
37#endif /* __SSSE3__ */
38
517b0286 39extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 40_mm_hadd_epi16 (__m128i __X, __m128i __Y)
41{
42 return (__m128i) __builtin_ia32_phaddw128 ((__v8hi)__X, (__v8hi)__Y);
43}
44
517b0286 45extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 46_mm_hadd_epi32 (__m128i __X, __m128i __Y)
47{
48 return (__m128i) __builtin_ia32_phaddd128 ((__v4si)__X, (__v4si)__Y);
49}
50
517b0286 51extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 52_mm_hadds_epi16 (__m128i __X, __m128i __Y)
53{
54 return (__m128i) __builtin_ia32_phaddsw128 ((__v8hi)__X, (__v8hi)__Y);
55}
56
517b0286 57extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 58_mm_hadd_pi16 (__m64 __X, __m64 __Y)
59{
60 return (__m64) __builtin_ia32_phaddw ((__v4hi)__X, (__v4hi)__Y);
61}
62
517b0286 63extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 64_mm_hadd_pi32 (__m64 __X, __m64 __Y)
65{
66 return (__m64) __builtin_ia32_phaddd ((__v2si)__X, (__v2si)__Y);
67}
68
517b0286 69extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 70_mm_hadds_pi16 (__m64 __X, __m64 __Y)
71{
72 return (__m64) __builtin_ia32_phaddsw ((__v4hi)__X, (__v4hi)__Y);
73}
74
517b0286 75extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 76_mm_hsub_epi16 (__m128i __X, __m128i __Y)
77{
78 return (__m128i) __builtin_ia32_phsubw128 ((__v8hi)__X, (__v8hi)__Y);
79}
80
517b0286 81extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 82_mm_hsub_epi32 (__m128i __X, __m128i __Y)
83{
84 return (__m128i) __builtin_ia32_phsubd128 ((__v4si)__X, (__v4si)__Y);
85}
86
517b0286 87extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 88_mm_hsubs_epi16 (__m128i __X, __m128i __Y)
89{
90 return (__m128i) __builtin_ia32_phsubsw128 ((__v8hi)__X, (__v8hi)__Y);
91}
92
517b0286 93extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 94_mm_hsub_pi16 (__m64 __X, __m64 __Y)
95{
96 return (__m64) __builtin_ia32_phsubw ((__v4hi)__X, (__v4hi)__Y);
97}
98
517b0286 99extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 100_mm_hsub_pi32 (__m64 __X, __m64 __Y)
101{
102 return (__m64) __builtin_ia32_phsubd ((__v2si)__X, (__v2si)__Y);
103}
104
517b0286 105extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 106_mm_hsubs_pi16 (__m64 __X, __m64 __Y)
107{
108 return (__m64) __builtin_ia32_phsubsw ((__v4hi)__X, (__v4hi)__Y);
109}
110
517b0286 111extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 112_mm_maddubs_epi16 (__m128i __X, __m128i __Y)
113{
114 return (__m128i) __builtin_ia32_pmaddubsw128 ((__v16qi)__X, (__v16qi)__Y);
115}
116
517b0286 117extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 118_mm_maddubs_pi16 (__m64 __X, __m64 __Y)
119{
120 return (__m64) __builtin_ia32_pmaddubsw ((__v8qi)__X, (__v8qi)__Y);
121}
122
517b0286 123extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 124_mm_mulhrs_epi16 (__m128i __X, __m128i __Y)
125{
126 return (__m128i) __builtin_ia32_pmulhrsw128 ((__v8hi)__X, (__v8hi)__Y);
127}
128
517b0286 129extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 130_mm_mulhrs_pi16 (__m64 __X, __m64 __Y)
131{
132 return (__m64) __builtin_ia32_pmulhrsw ((__v4hi)__X, (__v4hi)__Y);
133}
134
517b0286 135extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 136_mm_shuffle_epi8 (__m128i __X, __m128i __Y)
137{
138 return (__m128i) __builtin_ia32_pshufb128 ((__v16qi)__X, (__v16qi)__Y);
139}
140
517b0286 141extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 142_mm_shuffle_pi8 (__m64 __X, __m64 __Y)
143{
144 return (__m64) __builtin_ia32_pshufb ((__v8qi)__X, (__v8qi)__Y);
145}
146
517b0286 147extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 148_mm_sign_epi8 (__m128i __X, __m128i __Y)
149{
150 return (__m128i) __builtin_ia32_psignb128 ((__v16qi)__X, (__v16qi)__Y);
151}
152
517b0286 153extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 154_mm_sign_epi16 (__m128i __X, __m128i __Y)
155{
156 return (__m128i) __builtin_ia32_psignw128 ((__v8hi)__X, (__v8hi)__Y);
157}
158
517b0286 159extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 160_mm_sign_epi32 (__m128i __X, __m128i __Y)
161{
162 return (__m128i) __builtin_ia32_psignd128 ((__v4si)__X, (__v4si)__Y);
163}
164
517b0286 165extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 166_mm_sign_pi8 (__m64 __X, __m64 __Y)
167{
168 return (__m64) __builtin_ia32_psignb ((__v8qi)__X, (__v8qi)__Y);
169}
170
517b0286 171extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 172_mm_sign_pi16 (__m64 __X, __m64 __Y)
173{
174 return (__m64) __builtin_ia32_psignw ((__v4hi)__X, (__v4hi)__Y);
175}
176
517b0286 177extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 178_mm_sign_pi32 (__m64 __X, __m64 __Y)
179{
180 return (__m64) __builtin_ia32_psignd ((__v2si)__X, (__v2si)__Y);
181}
182
1a60bb06 183#ifdef __OPTIMIZE__
517b0286 184extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
712fea20 185_mm_alignr_epi8(__m128i __X, __m128i __Y, const int __N)
186{
5f76c0f8 187 return (__m128i) __builtin_ia32_palignr128 ((__v2di)__X,
188 (__v2di)__Y, __N * 8);
189}
2b4894c5 190
517b0286 191extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
712fea20 192_mm_alignr_pi8(__m64 __X, __m64 __Y, const int __N)
193{
49698f18 194 return (__m64) __builtin_ia32_palignr ((__v1di)__X,
195 (__v1di)__Y, __N * 8);
712fea20 196}
d61e5c1b 197#else
5f76c0f8 198#define _mm_alignr_epi8(X, Y, N) \
199 ((__m128i) __builtin_ia32_palignr128 ((__v2di)(__m128i)(X), \
200 (__v2di)(__m128i)(Y), \
201 (int)(N) * 8))
202#define _mm_alignr_pi8(X, Y, N) \
49698f18 203 ((__m64) __builtin_ia32_palignr ((__v1di)(__m64)(X), \
204 (__v1di)(__m64)(Y), \
5f76c0f8 205 (int)(N) * 8))
d61e5c1b 206#endif
2b4894c5 207
517b0286 208extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 209_mm_abs_epi8 (__m128i __X)
210{
211 return (__m128i) __builtin_ia32_pabsb128 ((__v16qi)__X);
212}
213
517b0286 214extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 215_mm_abs_epi16 (__m128i __X)
216{
217 return (__m128i) __builtin_ia32_pabsw128 ((__v8hi)__X);
218}
219
517b0286 220extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 221_mm_abs_epi32 (__m128i __X)
222{
223 return (__m128i) __builtin_ia32_pabsd128 ((__v4si)__X);
224}
225
517b0286 226extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 227_mm_abs_pi8 (__m64 __X)
228{
229 return (__m64) __builtin_ia32_pabsb ((__v8qi)__X);
230}
231
517b0286 232extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 233_mm_abs_pi16 (__m64 __X)
234{
235 return (__m64) __builtin_ia32_pabsw ((__v4hi)__X);
236}
237
517b0286 238extern __inline __m64 __attribute__((__gnu_inline__, __always_inline__, __artificial__))
2b4894c5 239_mm_abs_pi32 (__m64 __X)
240{
241 return (__m64) __builtin_ia32_pabsd ((__v2si)__X);
242}
243
ef21d40e 244#ifdef __DISABLE_SSSE3__
245#undef __DISABLE_SSSE3__
246#pragma GCC pop_options
247#endif /* __DISABLE_SSSE3__ */
2b4894c5 248
249#endif /* _TMMINTRIN_H_INCLUDED */