]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/m68k/m68k.opt
Remove MaskExists property from config/*/*.opt files
[thirdparty/gcc.git] / gcc / config / m68k / m68k.opt
CommitLineData
4af06170
RS
1; Options for the Motorola 68000 port of the compiler.
2
30b83e38
JM
3; Copyright (C) 2005, 2006, 2007, 2008, 2009, 2011
4; Free Software Foundation, Inc.
4af06170
RS
5;
6; This file is part of GCC.
7;
8; GCC is free software; you can redistribute it and/or modify it under
9; the terms of the GNU General Public License as published by the Free
2f83c7d6 10; Software Foundation; either version 3, or (at your option) any later
4af06170
RS
11; version.
12;
13; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
14; WARRANTY; without even the implied warranty of MERCHANTABILITY or
15; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
16; for more details.
17;
18; You should have received a copy of the GNU General Public License
2f83c7d6
NC
19; along with GCC; see the file COPYING3. If not see
20; <http://www.gnu.org/licenses/>.
4af06170 21
47c94d21
JM
22HeaderInclude
23config/m68k/m68k-opts.h
24
25; Specify the identification number of the library being built.
26Variable
27const char *m68k_library_id_string = "_current_shared_library_a5_offset_"
28
4af06170 29m5200
30b83e38 30Target RejectNegative Alias(mcpu=, 5206)
4af06170
RS
31Generate code for a 520X
32
33m5206e
30b83e38 34Target RejectNegative Alias(mcpu=, 5206e)
4af06170
RS
35Generate code for a 5206e
36
37m528x
30b83e38 38Target RejectNegative Alias(mcpu=, 528x)
4af06170
RS
39Generate code for a 528x
40
41m5307
30b83e38 42Target RejectNegative Alias(mcpu=, 5307)
4af06170
RS
43Generate code for a 5307
44
45m5407
30b83e38 46Target RejectNegative Alias(mcpu=, 5407)
4af06170
RS
47Generate code for a 5407
48
49m68000
39e7722b 50Target RejectNegative Alias(mcpu=, 68000)
4af06170
RS
51Generate code for a 68000
52
3197c489 53m68010
39e7722b 54Target RejectNegative Alias(mcpu=, 68010)
3197c489
RS
55Generate code for a 68010
56
4af06170 57m68020
39e7722b 58Target RejectNegative Alias(mcpu=, 68020)
4af06170
RS
59Generate code for a 68020
60
61m68020-40
900ec02d 62Target RejectNegative
4af06170
RS
63Generate code for a 68040, without any new instructions
64
65m68020-60
900ec02d 66Target RejectNegative
4af06170
RS
67Generate code for a 68060, without any new instructions
68
69m68030
39e7722b 70Target RejectNegative Alias(mcpu=, 68030)
4af06170
RS
71Generate code for a 68030
72
73m68040
39e7722b 74Target RejectNegative Alias(mcpu=, 68040)
4af06170
RS
75Generate code for a 68040
76
77m68060
39e7722b 78Target RejectNegative Alias(mcpu=, 68060)
4af06170
RS
79Generate code for a 68060
80
81m68302
39e7722b 82Target RejectNegative Alias(mcpu=, 68302)
4af06170
RS
83Generate code for a 68302
84
85m68332
39e7722b 86Target RejectNegative Alias(mcpu=, 68332)
4af06170
RS
87Generate code for a 68332
88
89; Has no effect on gcc
90m68851
91Target
92Generate code for a 68851
93
94m68881
900ec02d 95Target RejectNegative Mask(HARD_FLOAT)
4af06170
RS
96Generate code that uses 68881 floating-point instructions
97
98malign-int
99Target Report Mask(ALIGN_INT)
100Align variables on a 32-bit boundary
101
900ec02d 102march=
47c94d21 103Target RejectNegative Joined Enum(m68k_isa) Var(m68k_arch_option)
900ec02d
JB
104Specify the name of the target architecture
105
4af06170 106mbitfield
64826589 107Target Report Mask(BITFIELD)
4af06170
RS
108Use the bit-field instructions
109
110mc68000
39e7722b 111Target RejectNegative Alias(mcpu=, 68000)
4af06170
RS
112Generate code for a 68000
113
114mc68020
39e7722b 115Target RejectNegative Alias(mcpu=, 68020)
4af06170
RS
116Generate code for a 68020
117
64826589 118mcfv4e
30b83e38 119Target RejectNegative Alias(mcpu=, 547x)
64826589
NS
120Generate code for a ColdFire v4e
121
900ec02d 122mcpu=
47c94d21 123Target RejectNegative Joined Enum(target_device) Var(m68k_cpu_option) Init(unk_device)
900ec02d
JB
124Specify the target CPU
125
4af06170 126mcpu32
39e7722b 127Target RejectNegative Alias(mcpu=, 68332)
4af06170
RS
128Generate code for a cpu32
129
900ec02d
JB
130mdiv
131Target Report Mask(CF_HWDIV)
132Use hardware division instructions on ColdFire
133
7d33c31d
KH
134mfidoa
135Target RejectNegative
136Generate code for a Fido A
137
900ec02d 138mhard-float
719e1e80 139Target RejectNegative Mask(HARD_FLOAT)
900ec02d
JB
140Generate code which uses hardware floating point instructions
141
4af06170
RS
142mid-shared-library
143Target Report Mask(ID_SHARED_LIBRARY)
144Enable ID based shared library
145
146mnobitfield
147Target RejectNegative InverseMask(BITFIELD)
148Do not use the bit-field instructions
149
150mnortd
151Target RejectNegative InverseMask(RTD)
152Use normal calling convention
153
154mnoshort
155Target RejectNegative InverseMask(SHORT)
156Consider type 'int' to be 32 bits wide
157
158mpcrel
159Target Report Mask(PCREL)
160Generate pc-relative code
161
162mrtd
64826589 163Target Report Mask(RTD)
4af06170
RS
164Use different calling convention using 'rtd'
165
166msep-data
167Target Report Mask(SEP_DATA)
168Enable separate data segment
169
170mshared-library-id=
171Target RejectNegative Joined UInteger
172ID of shared library to build
173
174mshort
64826589 175Target Report Mask(SHORT)
4af06170
RS
176Consider type 'int' to be 16 bits wide
177
178msoft-float
900ec02d 179Target RejectNegative InverseMask(HARD_FLOAT)
4af06170
RS
180Generate code with library calls for floating point
181
182mstrict-align
183Target Report Mask(STRICT_ALIGNMENT)
184Do not use unaligned memory references
900ec02d
JB
185
186mtune=
47c94d21 187Target RejectNegative Joined Enum(uarch_type) Var(m68k_tune_option) Init(unk_arch)
900ec02d 188Tune for the specified target CPU or architecture
884316ff
JM
189
190mxgot
191Target Report Mask(XGOT)
192Support more than 8192 GOT entries on ColdFire
75df395f
MK
193
194mxtls
195Target Report Mask(XTLS)
196Support TLS segment larger than 64K