]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/microblaze/microblaze.opt
Update copyright years.
[thirdparty/gcc.git] / gcc / config / microblaze / microblaze.opt
CommitLineData
80920132
ME
1; Options for the MicroBlaze port of the compiler
2;
7adcbafe 3; Copyright (C) 2009-2022 Free Software Foundation, Inc.
80920132
ME
4;
5; Contributed by Michael Eager <eager@eagercon.com>.
6;
7; This file is part of GCC.
8;
9; GCC is free software; you can redistribute it and/or modify it under
10; the terms of the GNU General Public License as published by the Free
11; Software Foundation; either version 3, or (at your option) any later
12; version.
13;
14; GCC is distributed in the hope that it will be useful, but WITHOUT
15; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
17; License for more details.
18;
19; You should have received a copy of the GNU General Public License
20; along with GCC; see the file COPYING3. If not see
21; <http://www.gnu.org/licenses/>. */
22
82dc0de3
JM
23Zxl-mode-bootstrap
24Driver
25
26Zxl-mode-executable
27Driver
28
29Zxl-mode-novectors
30Driver
31
32Zxl-mode-xilkernel
33Driver
34
35Zxl-mode-xmdstub
36Driver
37
80920132 38msoft-float
eece52b5 39Target RejectNegative Mask(SOFT_FLOAT)
a7b2e184 40Use software emulation for floating point (default).
80920132
ME
41
42mhard-float
eece52b5 43Target RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
a7b2e184 44Use hardware floating point instructions.
80920132
ME
45
46msmall-divides
47Target Mask(SMALL_DIVIDES)
a7b2e184 48Use table lookup optimization for small signed integer divisions.
80920132
ME
49
50mcpu=
51Target RejectNegative Joined Var(microblaze_select_cpu)
a7b2e184 52-mcpu=PROCESSOR Use features of and schedule code for given CPU.
80920132
ME
53
54mmemcpy
55Target Mask(MEMCPY)
a7b2e184 56Don't optimize block moves, use memcpy.
80920132 57
76ef61fb 58mbig-endian
eece52b5 59Target RejectNegative InverseMask(LITTLE_ENDIAN)
a7b2e184 60Assume target CPU is configured as big endian.
76ef61fb
EI
61
62mlittle-endian
eece52b5 63Target RejectNegative Mask(LITTLE_ENDIAN)
a7b2e184 64Assume target CPU is configured as little endian.
76ef61fb 65
80920132
ME
66mxl-soft-mul
67Target Mask(SOFT_MUL)
a7b2e184 68Use the soft multiply emulation (default).
80920132 69
cb8a1637
DH
70mxl-reorder
71Target Var(TARGET_REORDER) Init(2)
a7b2e184 72Use reorder instructions (swap and byte reversed load/store) (default).
cb8a1637 73
80920132
ME
74mxl-soft-div
75Target Mask(SOFT_DIV)
a7b2e184 76Use the software emulation for divides (default).
80920132
ME
77
78mxl-barrel-shift
79Target Mask(BARREL_SHIFT)
a7b2e184 80Use the hardware barrel shifter instead of emulation.
80920132
ME
81
82mxl-pattern-compare
83Target Mask(PATTERN_COMPARE)
a7b2e184 84Use pattern compare instructions.
80920132
ME
85
86mxl-stack-check
24e6e6b1 87Target Mask(STACK_CHECK) Warn(%qs is deprecated; use -fstack-check)
a7b2e184 88Check for stack overflow at runtime.
80920132
ME
89
90mxl-gp-opt
91Target Mask(XLGPOPT)
a7b2e184 92Use GP relative sdata/sbss sections.
80920132
ME
93
94mno-clearbss
24e6e6b1 95Target RejectNegative Var(flag_zero_initialized_in_bss, 0) Warn(%qs is deprecated; use -fno-zero-initialized-in-bss)
a7b2e184 96Clear the BSS to zero and place zero initialized in BSS.
80920132
ME
97
98mxl-multiply-high
99Target Mask(MULTIPLY_HIGH)
a7b2e184 100Use multiply high instructions for high part of 32x32 multiply.
80920132
ME
101
102mxl-float-convert
103Target Mask(FLOAT_CONVERT)
a7b2e184 104Use hardware floating point conversion instructions.
80920132
ME
105
106mxl-float-sqrt
107Target Mask(FLOAT_SQRT)
a7b2e184 108Use hardware floating point square root instruction.
80920132
ME
109
110mxl-mode-executable
111Target Mask(XL_MODE_EXECUTABLE)
a7b2e184 112Description for mxl-mode-executable.
80920132
ME
113
114mxl-mode-xmdstub
115Target Mask(XL_MODE_XMDSTUB)
a7b2e184 116Description for mxl-mode-xmdstub.
80920132
ME
117
118mxl-mode-bootstrap
119Target Mask(XL_MODE_BOOTSTRAP)
a7b2e184 120Description for mxl-mode-bootstrap.
80920132
ME
121
122mxl-mode-novectors
123Target Mask(XL_MODE_NOVECTORS)
a7b2e184 124Description for mxl-mode-novectors.
82dc0de3 125
b638c908
AA
126mxl-prefetch
127Target Mask(PREFETCH)
04e5c73d 128Use hardware prefetch instruction.
b638c908 129
af1682fc
AS
130mpic-data-is-text-relative
131Target Mask(PIC_DATA_TEXT_REL)
132Data referenced by offset from start of text instead of GOT (with -fPIC/-fPIE).
133
82dc0de3 134mxl-mode-xilkernel
7de97f9e 135Target