]>
Commit | Line | Data |
---|---|---|
9304f876 | 1 | /* Definitions for option handling of Andes NDS32 cpu for GNU compiler |
85ec4feb | 2 | Copyright (C) 2012-2018 Free Software Foundation, Inc. |
9304f876 CJW |
3 | Contributed by Andes Technology Corporation. |
4 | ||
5 | This file is part of GCC. | |
6 | ||
7 | GCC is free software; you can redistribute it and/or modify it | |
8 | under the terms of the GNU General Public License as published | |
9 | by the Free Software Foundation; either version 3, or (at your | |
10 | option) any later version. | |
11 | ||
12 | GCC is distributed in the hope that it will be useful, but WITHOUT | |
13 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
14 | or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public | |
15 | License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with GCC; see the file COPYING3. If not see | |
19 | <http://www.gnu.org/licenses/>. */ | |
20 | ||
21 | #ifndef NDS32_OPTS_H | |
22 | #define NDS32_OPTS_H | |
23 | ||
24 | #define NDS32_DEFAULT_CACHE_BLOCK_SIZE 16 | |
25 | #define NDS32_DEFAULT_ISR_VECTOR_SIZE (TARGET_ISA_V3 ? 4 : 16) | |
26 | ||
27 | /* The various ANDES ISA. */ | |
28 | enum nds32_arch_type | |
29 | { | |
30 | ARCH_V2, | |
31 | ARCH_V3, | |
32 | ARCH_V3M | |
33 | }; | |
34 | ||
fe4c07dc CJW |
35 | /* The code model defines the address generation strategy. */ |
36 | enum nds32_cmodel_type | |
37 | { | |
38 | CMODEL_SMALL, | |
39 | CMODEL_MEDIUM, | |
40 | CMODEL_LARGE | |
41 | }; | |
42 | ||
9304f876 | 43 | #endif |