]>
Commit | Line | Data |
---|---|---|
09cae750 | 1 | /* Definition of RISC-V target for GNU compiler. |
99dee823 | 2 | Copyright (C) 2011-2021 Free Software Foundation, Inc. |
09cae750 PD |
3 | Contributed by Andrew Waterman (andrew@sifive.com). |
4 | Based on MIPS target for GNU compiler. | |
5 | ||
6 | This file is part of GCC. | |
7 | ||
8 | GCC is free software; you can redistribute it and/or modify | |
9 | it under the terms of the GNU General Public License as published by | |
10 | the Free Software Foundation; either version 3, or (at your option) | |
11 | any later version. | |
12 | ||
13 | GCC is distributed in the hope that it will be useful, | |
14 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | GNU General Public License for more details. | |
17 | ||
18 | You should have received a copy of the GNU General Public License | |
19 | along with GCC; see the file COPYING3. If not see | |
20 | <http://www.gnu.org/licenses/>. */ | |
21 | ||
22 | #ifndef GCC_RISCV_H | |
23 | #define GCC_RISCV_H | |
24 | ||
25 | #include "config/riscv/riscv-opts.h" | |
26 | ||
27 | /* Target CPU builtins. */ | |
28 | #define TARGET_CPU_CPP_BUILTINS() riscv_cpu_cpp_builtins (pfile) | |
29 | ||
3785d2b2 | 30 | /* Target hooks for D language. */ |
b4c522fa | 31 | #define TARGET_D_CPU_VERSIONS riscv_d_target_versions |
3785d2b2 | 32 | #define TARGET_D_REGISTER_CPU_TARGET_INFO riscv_d_register_target_info |
b4c522fa | 33 | |
cd1e2f63 MC |
34 | #ifdef TARGET_BIG_ENDIAN_DEFAULT |
35 | #define DEFAULT_ENDIAN_SPEC "b" | |
36 | #else | |
37 | #define DEFAULT_ENDIAN_SPEC "l" | |
38 | #endif | |
39 | ||
09cae750 PD |
40 | /* Default target_flags if no switches are specified */ |
41 | ||
42 | #ifndef TARGET_DEFAULT | |
43 | #define TARGET_DEFAULT 0 | |
44 | #endif | |
45 | ||
46 | #ifndef RISCV_TUNE_STRING_DEFAULT | |
47 | #define RISCV_TUNE_STRING_DEFAULT "rocket" | |
48 | #endif | |
49 | ||
f908b69c | 50 | extern const char *riscv_expand_arch (int argc, const char **argv); |
72eb8335 KC |
51 | extern const char *riscv_expand_arch_from_cpu (int argc, const char **argv); |
52 | extern const char *riscv_default_mtune (int argc, const char **argv); | |
f908b69c KC |
53 | |
54 | # define EXTRA_SPEC_FUNCTIONS \ | |
72eb8335 KC |
55 | { "riscv_expand_arch", riscv_expand_arch }, \ |
56 | { "riscv_expand_arch_from_cpu", riscv_expand_arch_from_cpu }, \ | |
57 | { "riscv_default_mtune", riscv_default_mtune }, | |
f908b69c | 58 | |
09cae750 | 59 | /* Support for a compile-time default CPU, et cetera. The rules are: |
72eb8335 | 60 | --with-arch is ignored if -march or -mcpu is specified. |
09cae750 | 61 | --with-abi is ignored if -mabi is specified. |
72eb8335 KC |
62 | --with-tune is ignored if -mtune or -mcpu is specified. |
63 | ||
64 | But using default -march/-mtune value if -mcpu don't have valid option. */ | |
09cae750 | 65 | #define OPTION_DEFAULT_SPECS \ |
72eb8335 KC |
66 | {"tune", "%{!mtune=*:" \ |
67 | " %{!mcpu=*:-mtune=%(VALUE)}" \ | |
68 | " %{mcpu=*:-mtune=%:riscv_default_mtune(%* %(VALUE))}}" }, \ | |
69 | {"arch", "%{!march=*:" \ | |
70 | " %{!mcpu=*:-march=%(VALUE)}" \ | |
71 | " %{mcpu=*:%:riscv_expand_arch_from_cpu(%* %(VALUE))}}" }, \ | |
09cae750 PD |
72 | {"abi", "%{!mabi=*:-mabi=%(VALUE)}" }, \ |
73 | ||
74 | #ifdef IN_LIBGCC2 | |
75 | #undef TARGET_64BIT | |
76 | /* Make this compile time constant for libgcc2 */ | |
77 | #define TARGET_64BIT (__riscv_xlen == 64) | |
78 | #endif /* IN_LIBGCC2 */ | |
79 | ||
4b815282 KC |
80 | #ifdef HAVE_AS_MISA_SPEC |
81 | #define ASM_MISA_SPEC "%{misa-spec=*}" | |
82 | #else | |
83 | #define ASM_MISA_SPEC "" | |
84 | #endif | |
85 | ||
a5ad5d5c KC |
86 | /* Reference: |
87 | https://gcc.gnu.org/onlinedocs/cpp/Stringizing.html#Stringizing */ | |
88 | #define STRINGIZING(s) __STRINGIZING(s) | |
89 | #define __STRINGIZING(s) #s | |
90 | ||
91 | #define MULTILIB_DEFAULTS \ | |
92 | {"march=" STRINGIZING (TARGET_RISCV_DEFAULT_ARCH), \ | |
93 | "mabi=" STRINGIZING (TARGET_RISCV_DEFAULT_ABI) } | |
94 | ||
09cae750 PD |
95 | #undef ASM_SPEC |
96 | #define ASM_SPEC "\ | |
97 | %(subtarget_asm_debugging_spec) \ | |
98 | %{" FPIE_OR_FPIC_SPEC ":-fpic} \ | |
f4670347 | 99 | %{march=*} \ |
09cae750 | 100 | %{mabi=*} \ |
a9604fcb MC |
101 | %{mbig-endian} \ |
102 | %{mlittle-endian} \ | |
4b815282 KC |
103 | %(subtarget_asm_spec)" \ |
104 | ASM_MISA_SPEC | |
09cae750 | 105 | |
f4670347 | 106 | #undef DRIVER_SELF_SPECS |
72eb8335 KC |
107 | #define DRIVER_SELF_SPECS \ |
108 | "%{march=*:%:riscv_expand_arch(%*)} " \ | |
109 | "%{!march=*:%{mcpu=*:%:riscv_expand_arch_from_cpu(%*)}} " | |
f4670347 | 110 | |
09cae750 PD |
111 | #define TARGET_DEFAULT_CMODEL CM_MEDLOW |
112 | ||
113 | #define LOCAL_LABEL_PREFIX "." | |
114 | #define USER_LABEL_PREFIX "" | |
115 | ||
116 | /* Offsets recorded in opcodes are a multiple of this alignment factor. | |
117 | The default for this in 64-bit mode is 8, which causes problems with | |
118 | SFmode register saves. */ | |
119 | #define DWARF_CIE_DATA_ALIGNMENT -4 | |
120 | ||
121 | /* The mapping from gcc register number to DWARF 2 CFA column number. */ | |
122 | #define DWARF_FRAME_REGNUM(REGNO) \ | |
123 | (GP_REG_P (REGNO) || FP_REG_P (REGNO) ? REGNO : INVALID_REGNUM) | |
124 | ||
125 | /* The DWARF 2 CFA column which tracks the return address. */ | |
126 | #define DWARF_FRAME_RETURN_COLUMN RETURN_ADDR_REGNUM | |
127 | #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (VOIDmode, RETURN_ADDR_REGNUM) | |
128 | ||
129 | /* Describe how we implement __builtin_eh_return. */ | |
130 | #define EH_RETURN_DATA_REGNO(N) \ | |
131 | ((N) < 4 ? (N) + GP_ARG_FIRST : INVALID_REGNUM) | |
132 | ||
133 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, GP_ARG_FIRST + 4) | |
134 | ||
135 | /* Target machine storage layout */ | |
136 | ||
137 | #define BITS_BIG_ENDIAN 0 | |
a9604fcb MC |
138 | #define BYTES_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0) |
139 | #define WORDS_BIG_ENDIAN (BYTES_BIG_ENDIAN) | |
09cae750 PD |
140 | |
141 | #define MAX_BITS_PER_WORD 64 | |
142 | ||
143 | /* Width of a word, in units (bytes). */ | |
144 | #define UNITS_PER_WORD (TARGET_64BIT ? 8 : 4) | |
145 | #ifndef IN_LIBGCC2 | |
146 | #define MIN_UNITS_PER_WORD 4 | |
147 | #endif | |
148 | ||
6efd040c L |
149 | /* Allows SImode op in builtin overflow pattern, see internal-fn.c. */ |
150 | #undef TARGET_MIN_ARITHMETIC_PRECISION | |
151 | #define TARGET_MIN_ARITHMETIC_PRECISION riscv_min_arithmetic_precision | |
152 | ||
09cae750 PD |
153 | /* The `Q' extension is not yet supported. */ |
154 | #define UNITS_PER_FP_REG (TARGET_DOUBLE_FLOAT ? 8 : 4) | |
155 | ||
156 | /* The largest type that can be passed in floating-point registers. */ | |
09baee1a KC |
157 | #define UNITS_PER_FP_ARG \ |
158 | ((riscv_abi == ABI_ILP32 || riscv_abi == ABI_ILP32E \ | |
159 | || riscv_abi == ABI_LP64) \ | |
160 | ? 0 \ | |
161 | : ((riscv_abi == ABI_ILP32F || riscv_abi == ABI_LP64F) ? 4 : 8)) | |
09cae750 PD |
162 | |
163 | /* Set the sizes of the core types. */ | |
164 | #define SHORT_TYPE_SIZE 16 | |
165 | #define INT_TYPE_SIZE 32 | |
166 | #define LONG_LONG_TYPE_SIZE 64 | |
167 | #define POINTER_SIZE (riscv_abi >= ABI_LP64 ? 64 : 32) | |
168 | #define LONG_TYPE_SIZE POINTER_SIZE | |
169 | ||
170 | #define FLOAT_TYPE_SIZE 32 | |
171 | #define DOUBLE_TYPE_SIZE 64 | |
172 | #define LONG_DOUBLE_TYPE_SIZE 128 | |
173 | ||
174 | /* Allocation boundary (in *bits*) for storing arguments in argument list. */ | |
175 | #define PARM_BOUNDARY BITS_PER_WORD | |
176 | ||
177 | /* Allocation boundary (in *bits*) for the code of a function. */ | |
178 | #define FUNCTION_BOUNDARY (TARGET_RVC ? 16 : 32) | |
179 | ||
0ce42fe1 | 180 | /* The smallest supported stack boundary the calling convention supports. */ |
75902396 JW |
181 | #define STACK_BOUNDARY \ |
182 | (riscv_abi == ABI_ILP32E ? BITS_PER_WORD : 2 * BITS_PER_WORD) | |
0ce42fe1 AW |
183 | |
184 | /* The ABI stack alignment. */ | |
75902396 | 185 | #define ABI_STACK_BOUNDARY (riscv_abi == ABI_ILP32E ? BITS_PER_WORD : 128) |
0ce42fe1 | 186 | |
09cae750 | 187 | /* There is no point aligning anything to a rounder boundary than this. */ |
c0d3d1b6 | 188 | #define BIGGEST_ALIGNMENT 128 |
09cae750 | 189 | |
82285692 AW |
190 | /* The user-level ISA permits unaligned accesses, but they are not required |
191 | of the privileged architecture. */ | |
192 | #define STRICT_ALIGNMENT TARGET_STRICT_ALIGN | |
193 | ||
09cae750 PD |
194 | /* Define this if you wish to imitate the way many other C compilers |
195 | handle alignment of bitfields and the structures that contain | |
196 | them. | |
197 | ||
198 | The behavior is that the type written for a bit-field (`int', | |
199 | `short', or other integer type) imposes an alignment for the | |
200 | entire structure, as if the structure really did contain an | |
201 | ordinary field of that type. In addition, the bit-field is placed | |
202 | within the structure so that it would fit within such a field, | |
203 | not crossing a boundary for it. | |
204 | ||
205 | Thus, on most machines, a bit-field whose type is written as `int' | |
206 | would not cross a four-byte boundary, and would force four-byte | |
207 | alignment for the whole structure. (The alignment used may not | |
208 | be four bytes; it is controlled by the other alignment | |
209 | parameters.) | |
210 | ||
211 | If the macro is defined, its definition should be a C expression; | |
212 | a nonzero value for the expression enables this behavior. */ | |
213 | ||
214 | #define PCC_BITFIELD_TYPE_MATTERS 1 | |
215 | ||
d3f952c5 JW |
216 | /* An integer expression for the size in bits of the largest integer machine |
217 | mode that should actually be used. We allow pairs of registers. */ | |
218 | #define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TARGET_64BIT ? TImode : DImode) | |
219 | ||
ffbb9818 ID |
220 | /* DATA_ALIGNMENT and LOCAL_ALIGNMENT common definition. */ |
221 | #define RISCV_EXPAND_ALIGNMENT(COND, TYPE, ALIGN) \ | |
222 | (((COND) && ((ALIGN) < BITS_PER_WORD) \ | |
223 | && (TREE_CODE (TYPE) == ARRAY_TYPE \ | |
224 | || TREE_CODE (TYPE) == UNION_TYPE \ | |
225 | || TREE_CODE (TYPE) == RECORD_TYPE)) ? BITS_PER_WORD : (ALIGN)) | |
226 | ||
09cae750 PD |
227 | /* If defined, a C expression to compute the alignment for a static |
228 | variable. TYPE is the data type, and ALIGN is the alignment that | |
229 | the object would ordinarily have. The value of this macro is used | |
230 | instead of that alignment to align the object. | |
231 | ||
232 | If this macro is not defined, then ALIGN is used. | |
233 | ||
234 | One use of this macro is to increase alignment of medium-size | |
235 | data to make it all fit in fewer cache lines. Another is to | |
236 | cause character arrays to be word-aligned so that `strcpy' calls | |
237 | that copy constants to character arrays can be done inline. */ | |
238 | ||
ffbb9818 ID |
239 | #define DATA_ALIGNMENT(TYPE, ALIGN) \ |
240 | RISCV_EXPAND_ALIGNMENT (riscv_align_data_type == riscv_align_data_type_xlen, \ | |
241 | TYPE, ALIGN) | |
09cae750 PD |
242 | |
243 | /* We need this for the same reason as DATA_ALIGNMENT, namely to cause | |
244 | character arrays to be word-aligned so that `strcpy' calls that copy | |
245 | constants to character arrays can be done inline, and 'strcmp' can be | |
246 | optimised to use word loads. */ | |
247 | #define LOCAL_ALIGNMENT(TYPE, ALIGN) \ | |
ffbb9818 | 248 | RISCV_EXPAND_ALIGNMENT (true, TYPE, ALIGN) |
09cae750 PD |
249 | |
250 | /* Define if operations between registers always perform the operation | |
251 | on the full register even if a narrower mode is specified. */ | |
252 | #define WORD_REGISTER_OPERATIONS 1 | |
253 | ||
254 | /* When in 64-bit mode, move insns will sign extend SImode and CCmode | |
255 | moves. All other references are zero extended. */ | |
256 | #define LOAD_EXTEND_OP(MODE) \ | |
257 | (TARGET_64BIT && (MODE) == SImode ? SIGN_EXTEND : ZERO_EXTEND) | |
258 | ||
259 | /* Define this macro if it is advisable to hold scalars in registers | |
260 | in a wider mode than that declared by the program. In such cases, | |
261 | the value is constrained to be within the bounds of the declared | |
262 | type, but kept valid in the wider mode. The signedness of the | |
263 | extension may differ from that of the type. */ | |
264 | ||
265 | #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \ | |
266 | if (GET_MODE_CLASS (MODE) == MODE_INT \ | |
267 | && GET_MODE_SIZE (MODE) < UNITS_PER_WORD) \ | |
268 | { \ | |
269 | if ((MODE) == SImode) \ | |
270 | (UNSIGNEDP) = 0; \ | |
271 | (MODE) = word_mode; \ | |
272 | } | |
273 | ||
274 | /* Pmode is always the same as ptr_mode, but not always the same as word_mode. | |
275 | Extensions of pointers to word_mode must be signed. */ | |
276 | #define POINTERS_EXTEND_UNSIGNED false | |
277 | ||
09cae750 PD |
278 | /* Define if loading short immediate values into registers sign extends. */ |
279 | #define SHORT_IMMEDIATES_SIGN_EXTEND 1 | |
280 | ||
281 | /* Standard register usage. */ | |
282 | ||
283 | /* Number of hardware registers. We have: | |
284 | ||
285 | - 32 integer registers | |
286 | - 32 floating point registers | |
287 | - 2 fake registers: | |
288 | - ARG_POINTER_REGNUM | |
289 | - FRAME_POINTER_REGNUM */ | |
290 | ||
291 | #define FIRST_PSEUDO_REGISTER 66 | |
292 | ||
293 | /* x0, sp, gp, and tp are fixed. */ | |
294 | ||
295 | #define FIXED_REGISTERS \ | |
296 | { /* General registers. */ \ | |
297 | 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
298 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
299 | /* Floating-point registers. */ \ | |
300 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
301 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
302 | /* Others. */ \ | |
303 | 1, 1 \ | |
304 | } | |
305 | ||
f3abed16 | 306 | /* a0-a7, t0-t6, fa0-fa7, and ft0-ft11 are volatile across calls. |
09cae750 PD |
307 | The call RTLs themselves clobber ra. */ |
308 | ||
309 | #define CALL_USED_REGISTERS \ | |
310 | { /* General registers. */ \ | |
311 | 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, \ | |
312 | 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, \ | |
313 | /* Floating-point registers. */ \ | |
314 | 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, \ | |
315 | 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, \ | |
316 | /* Others. */ \ | |
317 | 1, 1 \ | |
318 | } | |
319 | ||
b780f68e JW |
320 | /* Select a register mode required for caller save of hard regno REGNO. |
321 | Contrary to what is documented, the default is not the smallest suitable | |
322 | mode but the largest suitable mode for the given (REGNO, NREGS) pair and | |
323 | it quickly creates paradoxical subregs that can be problematic. */ | |
324 | #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \ | |
325 | ((MODE) == VOIDmode ? choose_hard_reg_mode (REGNO, NREGS, NULL) : (MODE)) | |
326 | ||
09cae750 PD |
327 | /* Internal macros to classify an ISA register's type. */ |
328 | ||
329 | #define GP_REG_FIRST 0 | |
09baee1a | 330 | #define GP_REG_LAST (TARGET_RVE ? 15 : 31) |
09cae750 PD |
331 | #define GP_REG_NUM (GP_REG_LAST - GP_REG_FIRST + 1) |
332 | ||
333 | #define FP_REG_FIRST 32 | |
334 | #define FP_REG_LAST 63 | |
335 | #define FP_REG_NUM (FP_REG_LAST - FP_REG_FIRST + 1) | |
336 | ||
337 | /* The DWARF 2 CFA column which tracks the return address from a | |
338 | signal handler context. This means that to maintain backwards | |
339 | compatibility, no hard register can be assigned this column if it | |
340 | would need to be handled by the DWARF unwinder. */ | |
341 | #define DWARF_ALT_FRAME_RETURN_COLUMN 64 | |
342 | ||
343 | #define GP_REG_P(REGNO) \ | |
344 | ((unsigned int) ((int) (REGNO) - GP_REG_FIRST) < GP_REG_NUM) | |
345 | #define FP_REG_P(REGNO) \ | |
346 | ((unsigned int) ((int) (REGNO) - FP_REG_FIRST) < FP_REG_NUM) | |
347 | ||
e18a6d14 AB |
348 | /* True when REGNO is in SIBCALL_REGS set. */ |
349 | #define SIBCALL_REG_P(REGNO) \ | |
350 | TEST_HARD_REG_BIT (reg_class_contents[SIBCALL_REGS], REGNO) | |
351 | ||
09cae750 PD |
352 | #define FP_REG_RTX_P(X) (REG_P (X) && FP_REG_P (REGNO (X))) |
353 | ||
09cae750 PD |
354 | /* Use s0 as the frame pointer if it is so requested. */ |
355 | #define HARD_FRAME_POINTER_REGNUM 8 | |
356 | #define STACK_POINTER_REGNUM 2 | |
357 | #define THREAD_POINTER_REGNUM 4 | |
358 | ||
359 | /* These two registers don't really exist: they get eliminated to either | |
360 | the stack or hard frame pointer. */ | |
361 | #define ARG_POINTER_REGNUM 64 | |
362 | #define FRAME_POINTER_REGNUM 65 | |
363 | ||
364 | /* Register in which static-chain is passed to a function. */ | |
365 | #define STATIC_CHAIN_REGNUM (GP_TEMP_FIRST + 2) | |
366 | ||
367 | /* Registers used as temporaries in prologue/epilogue code. | |
368 | ||
369 | The prologue registers mustn't conflict with any | |
370 | incoming arguments, the static chain pointer, or the frame pointer. | |
371 | The epilogue temporary mustn't conflict with the return registers, | |
372 | the frame pointer, the EH stack adjustment, or the EH data registers. */ | |
373 | ||
207de839 | 374 | #define RISCV_PROLOGUE_TEMP_REGNUM (GP_TEMP_FIRST) |
09cae750 PD |
375 | #define RISCV_PROLOGUE_TEMP(MODE) gen_rtx_REG (MODE, RISCV_PROLOGUE_TEMP_REGNUM) |
376 | ||
207de839 MC |
377 | #define RISCV_CALL_ADDRESS_TEMP_REGNUM (GP_TEMP_FIRST + 1) |
378 | #define RISCV_CALL_ADDRESS_TEMP(MODE) \ | |
379 | gen_rtx_REG (MODE, RISCV_CALL_ADDRESS_TEMP_REGNUM) | |
380 | ||
09cae750 PD |
381 | #define MCOUNT_NAME "_mcount" |
382 | ||
383 | #define NO_PROFILE_COUNTERS 1 | |
384 | ||
385 | /* Emit rtl for profiling. Output assembler code to FILE | |
386 | to call "_mcount" for profiling a function entry. */ | |
387 | #define PROFILE_HOOK(LABEL) \ | |
388 | { \ | |
389 | rtx fun, ra; \ | |
390 | ra = get_hard_reg_initial_val (Pmode, RETURN_ADDR_REGNUM); \ | |
391 | fun = gen_rtx_SYMBOL_REF (Pmode, MCOUNT_NAME); \ | |
db69559b | 392 | emit_library_call (fun, LCT_NORMAL, VOIDmode, ra, Pmode); \ |
09cae750 PD |
393 | } |
394 | ||
395 | /* All the work done in PROFILE_HOOK, but still required. */ | |
396 | #define FUNCTION_PROFILER(STREAM, LABELNO) do { } while (0) | |
397 | ||
398 | /* Define this macro if it is as good or better to call a constant | |
399 | function address than to call an address kept in a register. */ | |
400 | #define NO_FUNCTION_CSE 1 | |
401 | ||
402 | /* Define the classes of registers for register constraints in the | |
403 | machine description. Also define ranges of constants. | |
404 | ||
405 | One of the classes must always be named ALL_REGS and include all hard regs. | |
406 | If there is more than one class, another class must be named NO_REGS | |
407 | and contain no registers. | |
408 | ||
409 | The name GENERAL_REGS must be the name of a class (or an alias for | |
410 | another name such as ALL_REGS). This is the class of registers | |
411 | that is allowed by "g" or "r" in a register constraint. | |
412 | Also, registers outside this class are allocated only when | |
413 | instructions express preferences for them. | |
414 | ||
415 | The classes must be numbered in nondecreasing order; that is, | |
416 | a larger-numbered class must never be contained completely | |
417 | in a smaller-numbered class. | |
418 | ||
419 | For any two classes, it is very desirable that there be another | |
420 | class that represents their union. */ | |
421 | ||
422 | enum reg_class | |
423 | { | |
424 | NO_REGS, /* no registers in set */ | |
425 | SIBCALL_REGS, /* registers used by indirect sibcalls */ | |
426 | JALR_REGS, /* registers used by indirect calls */ | |
427 | GR_REGS, /* integer registers */ | |
428 | FP_REGS, /* floating-point registers */ | |
429 | FRAME_REGS, /* arg pointer and frame pointer */ | |
430 | ALL_REGS, /* all registers */ | |
431 | LIM_REG_CLASSES /* max value + 1 */ | |
432 | }; | |
433 | ||
434 | #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
435 | ||
436 | #define GENERAL_REGS GR_REGS | |
437 | ||
438 | /* An initializer containing the names of the register classes as C | |
439 | string constants. These names are used in writing some of the | |
440 | debugging dumps. */ | |
441 | ||
442 | #define REG_CLASS_NAMES \ | |
443 | { \ | |
444 | "NO_REGS", \ | |
445 | "SIBCALL_REGS", \ | |
446 | "JALR_REGS", \ | |
447 | "GR_REGS", \ | |
448 | "FP_REGS", \ | |
449 | "FRAME_REGS", \ | |
450 | "ALL_REGS" \ | |
451 | } | |
452 | ||
453 | /* An initializer containing the contents of the register classes, | |
454 | as integers which are bit masks. The Nth integer specifies the | |
455 | contents of class N. The way the integer MASK is interpreted is | |
456 | that register R is in the class if `MASK & (1 << R)' is 1. | |
457 | ||
458 | When the machine has more than 32 registers, an integer does not | |
459 | suffice. Then the integers are replaced by sub-initializers, | |
460 | braced groupings containing several integers. Each | |
461 | sub-initializer must be suitable as an initializer for the type | |
462 | `HARD_REG_SET' which is defined in `hard-reg-set.h'. */ | |
463 | ||
464 | #define REG_CLASS_CONTENTS \ | |
465 | { \ | |
466 | { 0x00000000, 0x00000000, 0x00000000 }, /* NO_REGS */ \ | |
3599dfba | 467 | { 0xf003fcc0, 0x00000000, 0x00000000 }, /* SIBCALL_REGS */ \ |
09cae750 PD |
468 | { 0xffffffc0, 0x00000000, 0x00000000 }, /* JALR_REGS */ \ |
469 | { 0xffffffff, 0x00000000, 0x00000000 }, /* GR_REGS */ \ | |
470 | { 0x00000000, 0xffffffff, 0x00000000 }, /* FP_REGS */ \ | |
471 | { 0x00000000, 0x00000000, 0x00000003 }, /* FRAME_REGS */ \ | |
472 | { 0xffffffff, 0xffffffff, 0x00000003 } /* ALL_REGS */ \ | |
473 | } | |
474 | ||
475 | /* A C expression whose value is a register class containing hard | |
476 | register REGNO. In general there is more that one such class; | |
477 | choose a class which is "minimal", meaning that no smaller class | |
478 | also contains the register. */ | |
479 | ||
480 | #define REGNO_REG_CLASS(REGNO) riscv_regno_to_class[ (REGNO) ] | |
481 | ||
482 | /* A macro whose definition is the name of the class to which a | |
483 | valid base register must belong. A base register is one used in | |
484 | an address which is the register value plus a displacement. */ | |
485 | ||
486 | #define BASE_REG_CLASS GR_REGS | |
487 | ||
488 | /* A macro whose definition is the name of the class to which a | |
489 | valid index register must belong. An index register is one used | |
490 | in an address where its value is either multiplied by a scale | |
491 | factor or added to another register (as well as added to a | |
492 | displacement). */ | |
493 | ||
494 | #define INDEX_REG_CLASS NO_REGS | |
495 | ||
496 | /* We generally want to put call-clobbered registers ahead of | |
497 | call-saved ones. (IRA expects this.) */ | |
498 | ||
499 | #define REG_ALLOC_ORDER \ | |
500 | { \ | |
501 | /* Call-clobbered GPRs. */ \ | |
502 | 15, 14, 13, 12, 11, 10, 16, 17, 6, 28, 29, 30, 31, 5, 7, 1, \ | |
503 | /* Call-saved GPRs. */ \ | |
504 | 8, 9, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, \ | |
505 | /* GPRs that can never be exposed to the register allocator. */ \ | |
506 | 0, 2, 3, 4, \ | |
507 | /* Call-clobbered FPRs. */ \ | |
508 | 47, 46, 45, 44, 43, 42, 32, 33, 34, 35, 36, 37, 38, 39, 48, 49, \ | |
509 | 60, 61, 62, 63, \ | |
510 | /* Call-saved FPRs. */ \ | |
511 | 40, 41, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, \ | |
512 | /* None of the remaining classes have defined call-saved \ | |
513 | registers. */ \ | |
514 | 64, 65 \ | |
515 | } | |
516 | ||
517 | /* True if VALUE is a signed 12-bit number. */ | |
518 | ||
519 | #define SMALL_OPERAND(VALUE) \ | |
520 | ((unsigned HOST_WIDE_INT) (VALUE) + IMM_REACH/2 < IMM_REACH) | |
521 | ||
522 | /* True if VALUE can be loaded into a register using LUI. */ | |
523 | ||
524 | #define LUI_OPERAND(VALUE) \ | |
525 | (((VALUE) | ((1UL<<31) - IMM_REACH)) == ((1UL<<31) - IMM_REACH) \ | |
526 | || ((VALUE) | ((1UL<<31) - IMM_REACH)) + IMM_REACH == 0) | |
527 | ||
09cae750 PD |
528 | /* Stack layout; function entry, exit and calling. */ |
529 | ||
530 | #define STACK_GROWS_DOWNWARD 1 | |
531 | ||
532 | #define FRAME_GROWS_DOWNWARD 1 | |
533 | ||
09cae750 PD |
534 | #define RETURN_ADDR_RTX riscv_return_addr |
535 | ||
536 | #define ELIMINABLE_REGS \ | |
537 | {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
538 | { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \ | |
539 | { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
540 | { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}} \ | |
541 | ||
542 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ | |
543 | (OFFSET) = riscv_initial_elimination_offset (FROM, TO) | |
544 | ||
545 | /* Allocate stack space for arguments at the beginning of each function. */ | |
546 | #define ACCUMULATE_OUTGOING_ARGS 1 | |
547 | ||
548 | /* The argument pointer always points to the first argument. */ | |
549 | #define FIRST_PARM_OFFSET(FNDECL) 0 | |
550 | ||
551 | #define REG_PARM_STACK_SPACE(FNDECL) 0 | |
552 | ||
553 | /* Define this if it is the responsibility of the caller to | |
554 | allocate the area reserved for arguments passed in registers. | |
555 | If `ACCUMULATE_OUTGOING_ARGS' is also defined, the only effect | |
556 | of this macro is to determine whether the space is included in | |
557 | `crtl->outgoing_args_size'. */ | |
558 | #define OUTGOING_REG_PARM_STACK_SPACE(FNTYPE) 1 | |
559 | ||
c0d3d1b6 | 560 | #define PREFERRED_STACK_BOUNDARY riscv_stack_boundary |
0ce42fe1 | 561 | |
09cae750 PD |
562 | /* Symbolic macros for the registers used to return integer and floating |
563 | point values. */ | |
564 | ||
565 | #define GP_RETURN GP_ARG_FIRST | |
566 | #define FP_RETURN (UNITS_PER_FP_ARG == 0 ? GP_RETURN : FP_ARG_FIRST) | |
567 | ||
75902396 | 568 | #define MAX_ARGS_IN_REGISTERS (riscv_abi == ABI_ILP32E ? 6 : 8) |
09cae750 PD |
569 | |
570 | /* Symbolic macros for the first/last argument registers. */ | |
571 | ||
572 | #define GP_ARG_FIRST (GP_REG_FIRST + 10) | |
573 | #define GP_ARG_LAST (GP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1) | |
574 | #define GP_TEMP_FIRST (GP_REG_FIRST + 5) | |
575 | #define FP_ARG_FIRST (FP_REG_FIRST + 10) | |
576 | #define FP_ARG_LAST (FP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1) | |
577 | ||
578 | #define CALLEE_SAVED_REG_NUMBER(REGNO) \ | |
579 | ((REGNO) >= 8 && (REGNO) <= 9 ? (REGNO) - 8 : \ | |
580 | (REGNO) >= 18 && (REGNO) <= 27 ? (REGNO) - 16 : -1) | |
581 | ||
582 | #define LIBCALL_VALUE(MODE) \ | |
583 | riscv_function_value (NULL_TREE, NULL_TREE, MODE) | |
584 | ||
585 | #define FUNCTION_VALUE(VALTYPE, FUNC) \ | |
586 | riscv_function_value (VALTYPE, FUNC, VOIDmode) | |
587 | ||
588 | #define FUNCTION_VALUE_REGNO_P(N) ((N) == GP_RETURN || (N) == FP_RETURN) | |
589 | ||
590 | /* 1 if N is a possible register number for function argument passing. | |
1fb157cc | 591 | We have no FP argument registers when soft-float. */ |
09cae750 PD |
592 | |
593 | /* Accept arguments in a0-a7, and in fa0-fa7 if permitted by the ABI. */ | |
594 | #define FUNCTION_ARG_REGNO_P(N) \ | |
595 | (IN_RANGE ((N), GP_ARG_FIRST, GP_ARG_LAST) \ | |
596 | || (UNITS_PER_FP_ARG && IN_RANGE ((N), FP_ARG_FIRST, FP_ARG_LAST))) | |
597 | ||
598 | typedef struct { | |
599 | /* Number of integer registers used so far, up to MAX_ARGS_IN_REGISTERS. */ | |
600 | unsigned int num_gprs; | |
601 | ||
602 | /* Number of floating-point registers used so far, likewise. */ | |
603 | unsigned int num_fprs; | |
604 | } CUMULATIVE_ARGS; | |
605 | ||
606 | /* Initialize a variable CUM of type CUMULATIVE_ARGS | |
607 | for a call to a function whose data type is FNTYPE. | |
608 | For a library call, FNTYPE is 0. */ | |
609 | ||
610 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \ | |
611 | memset (&(CUM), 0, sizeof (CUM)) | |
612 | ||
d0ebdd9f | 613 | #define EPILOGUE_USES(REGNO) riscv_epilogue_uses (REGNO) |
09cae750 | 614 | |
0ce42fe1 AW |
615 | /* Align based on stack boundary, which might have been set by the user. */ |
616 | #define RISCV_STACK_ALIGN(LOC) \ | |
c0d3d1b6 | 617 | (((LOC) + ((PREFERRED_STACK_BOUNDARY/8)-1)) & -(PREFERRED_STACK_BOUNDARY/8)) |
09cae750 PD |
618 | |
619 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
620 | the stack pointer does not matter. The value is tested only in | |
621 | functions that have frame pointers. | |
622 | No definition is equivalent to always zero. */ | |
623 | ||
624 | #define EXIT_IGNORE_STACK 1 | |
625 | ||
626 | ||
627 | /* Trampolines are a block of code followed by two pointers. */ | |
628 | ||
629 | #define TRAMPOLINE_CODE_SIZE 16 | |
630 | #define TRAMPOLINE_SIZE \ | |
631 | ((Pmode == SImode) \ | |
632 | ? TRAMPOLINE_CODE_SIZE \ | |
633 | : (TRAMPOLINE_CODE_SIZE + POINTER_SIZE * 2)) | |
634 | #define TRAMPOLINE_ALIGNMENT POINTER_SIZE | |
635 | ||
636 | /* Addressing modes, and classification of registers for them. */ | |
637 | ||
638 | #define REGNO_OK_FOR_INDEX_P(REGNO) 0 | |
639 | #define REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \ | |
640 | riscv_regno_mode_ok_for_base_p (REGNO, MODE, 1) | |
641 | ||
642 | /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx | |
643 | and check its validity for a certain class. | |
644 | We have two alternate definitions for each of them. | |
645 | The usual definition accepts all pseudo regs; the other rejects them all. | |
646 | The symbol REG_OK_STRICT causes the latter definition to be used. | |
647 | ||
648 | Most source files want to accept pseudo regs in the hope that | |
649 | they will get allocated to the class that the insn wants them to be in. | |
650 | Some source files that are used after register allocation | |
651 | need to be strict. */ | |
652 | ||
653 | #ifndef REG_OK_STRICT | |
654 | #define REG_MODE_OK_FOR_BASE_P(X, MODE) \ | |
655 | riscv_regno_mode_ok_for_base_p (REGNO (X), MODE, 0) | |
656 | #else | |
657 | #define REG_MODE_OK_FOR_BASE_P(X, MODE) \ | |
658 | riscv_regno_mode_ok_for_base_p (REGNO (X), MODE, 1) | |
659 | #endif | |
660 | ||
661 | #define REG_OK_FOR_INDEX_P(X) 0 | |
662 | ||
663 | /* Maximum number of registers that can appear in a valid memory address. */ | |
664 | ||
665 | #define MAX_REGS_PER_ADDRESS 1 | |
666 | ||
667 | #define CONSTANT_ADDRESS_P(X) \ | |
668 | (CONSTANT_P (X) && memory_address_p (SImode, X)) | |
669 | ||
670 | /* This handles the magic '..CURRENT_FUNCTION' symbol, which means | |
671 | 'the start of the function that this code is output in'. */ | |
672 | ||
2041a23a TV |
673 | #define ASM_OUTPUT_LABELREF(FILE,NAME) \ |
674 | do { \ | |
675 | if (strcmp (NAME, "..CURRENT_FUNCTION") == 0) \ | |
676 | asm_fprintf ((FILE), "%U%s", \ | |
677 | XSTR (XEXP (DECL_RTL (current_function_decl), \ | |
678 | 0), 0)); \ | |
679 | else \ | |
680 | asm_fprintf ((FILE), "%U%s", (NAME)); \ | |
681 | } while (0) | |
09cae750 PD |
682 | |
683 | #define JUMP_TABLES_IN_TEXT_SECTION 0 | |
684 | #define CASE_VECTOR_MODE SImode | |
685 | #define CASE_VECTOR_PC_RELATIVE (riscv_cmodel != CM_MEDLOW) | |
686 | ||
687 | /* The load-address macro is used for PC-relative addressing of symbols | |
688 | that bind locally. Don't use it for symbols that should be addressed | |
689 | via the GOT. Also, avoid it for CM_MEDLOW, where LUI addressing | |
690 | currently results in more opportunities for linker relaxation. */ | |
691 | #define USE_LOAD_ADDRESS_MACRO(sym) \ | |
692 | (!TARGET_EXPLICIT_RELOCS && \ | |
693 | ((flag_pic \ | |
694 | && ((SYMBOL_REF_P (sym) && SYMBOL_REF_LOCAL_P (sym)) \ | |
695 | || ((GET_CODE (sym) == CONST) \ | |
696 | && SYMBOL_REF_P (XEXP (XEXP (sym, 0),0)) \ | |
697 | && SYMBOL_REF_LOCAL_P (XEXP (XEXP (sym, 0),0))))) \ | |
698 | || riscv_cmodel == CM_MEDANY)) | |
699 | ||
700 | /* Define this as 1 if `char' should by default be signed; else as 0. */ | |
701 | #define DEFAULT_SIGNED_CHAR 0 | |
702 | ||
703 | #define MOVE_MAX UNITS_PER_WORD | |
704 | #define MAX_MOVE_MAX 8 | |
705 | ||
ecc82a8d AW |
706 | /* The SPARC port says: |
707 | Nonzero if access to memory by bytes is slow and undesirable. | |
708 | For RISC chips, it means that access to memory by bytes is no | |
709 | better than access by words when possible, so grab a whole word | |
710 | and maybe make use of that. */ | |
711 | #define SLOW_BYTE_ACCESS 1 | |
09cae750 | 712 | |
b7ef9225 JW |
713 | /* Using SHIFT_COUNT_TRUNCATED is discouraged, so we handle this with patterns |
714 | in the md file instead. */ | |
715 | #define SHIFT_COUNT_TRUNCATED 0 | |
09cae750 | 716 | |
09cae750 PD |
717 | /* Specify the machine mode that pointers have. |
718 | After generation of rtl, the compiler makes no further distinction | |
719 | between pointers and any other objects of this machine mode. */ | |
720 | ||
721 | #define Pmode word_mode | |
722 | ||
723 | /* Give call MEMs SImode since it is the "most permissive" mode | |
724 | for both 32-bit and 64-bit targets. */ | |
725 | ||
726 | #define FUNCTION_MODE SImode | |
727 | ||
728 | /* A C expression for the cost of a branch instruction. A value of 2 | |
729 | seems to minimize code size. */ | |
730 | ||
731 | #define BRANCH_COST(speed_p, predictable_p) \ | |
732 | ((!(speed_p) || (predictable_p)) ? 2 : riscv_branch_cost) | |
733 | ||
4f475391 AW |
734 | /* True if the target optimizes short forward branches around integer |
735 | arithmetic instructions into predicated operations, e.g., for | |
736 | conditional-move operations. The macro assumes that all branch | |
737 | instructions (BEQ, BNE, BLT, BLTU, BGE, BGEU, C.BEQZ, and C.BNEZ) | |
738 | support this feature. The macro further assumes that any integer | |
739 | arithmetic and logical operation (ADD[I], SUB, SLL[I], SRL[I], SRA[I], | |
740 | SLT[I][U], AND[I], XOR[I], OR[I], LUI, AUIPC, and their compressed | |
741 | counterparts, including C.MV and C.LI) can be in the branch shadow. */ | |
742 | ||
743 | #define TARGET_SFB_ALU (riscv_microarchitecture == sifive_7) | |
744 | ||
09cae750 PD |
745 | #define LOGICAL_OP_NON_SHORT_CIRCUIT 0 |
746 | ||
747 | /* Control the assembler format that we output. */ | |
748 | ||
749 | /* Output to assembler file text saying following lines | |
750 | may contain character constants, extra white space, comments, etc. */ | |
751 | ||
752 | #ifndef ASM_APP_ON | |
753 | #define ASM_APP_ON " #APP\n" | |
754 | #endif | |
755 | ||
756 | /* Output to assembler file text saying following lines | |
757 | no longer contain unusual constructs. */ | |
758 | ||
759 | #ifndef ASM_APP_OFF | |
760 | #define ASM_APP_OFF " #NO_APP\n" | |
761 | #endif | |
762 | ||
763 | #define REGISTER_NAMES \ | |
764 | { "zero","ra", "sp", "gp", "tp", "t0", "t1", "t2", \ | |
765 | "s0", "s1", "a0", "a1", "a2", "a3", "a4", "a5", \ | |
766 | "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7", \ | |
767 | "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6", \ | |
768 | "ft0", "ft1", "ft2", "ft3", "ft4", "ft5", "ft6", "ft7", \ | |
769 | "fs0", "fs1", "fa0", "fa1", "fa2", "fa3", "fa4", "fa5", \ | |
770 | "fa6", "fa7", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7", \ | |
771 | "fs8", "fs9", "fs10","fs11","ft8", "ft9", "ft10","ft11", \ | |
772 | "arg", "frame", } | |
773 | ||
774 | #define ADDITIONAL_REGISTER_NAMES \ | |
775 | { \ | |
776 | { "x0", 0 + GP_REG_FIRST }, \ | |
777 | { "x1", 1 + GP_REG_FIRST }, \ | |
778 | { "x2", 2 + GP_REG_FIRST }, \ | |
779 | { "x3", 3 + GP_REG_FIRST }, \ | |
780 | { "x4", 4 + GP_REG_FIRST }, \ | |
781 | { "x5", 5 + GP_REG_FIRST }, \ | |
782 | { "x6", 6 + GP_REG_FIRST }, \ | |
783 | { "x7", 7 + GP_REG_FIRST }, \ | |
784 | { "x8", 8 + GP_REG_FIRST }, \ | |
785 | { "x9", 9 + GP_REG_FIRST }, \ | |
786 | { "x10", 10 + GP_REG_FIRST }, \ | |
787 | { "x11", 11 + GP_REG_FIRST }, \ | |
788 | { "x12", 12 + GP_REG_FIRST }, \ | |
789 | { "x13", 13 + GP_REG_FIRST }, \ | |
790 | { "x14", 14 + GP_REG_FIRST }, \ | |
791 | { "x15", 15 + GP_REG_FIRST }, \ | |
792 | { "x16", 16 + GP_REG_FIRST }, \ | |
793 | { "x17", 17 + GP_REG_FIRST }, \ | |
794 | { "x18", 18 + GP_REG_FIRST }, \ | |
795 | { "x19", 19 + GP_REG_FIRST }, \ | |
796 | { "x20", 20 + GP_REG_FIRST }, \ | |
797 | { "x21", 21 + GP_REG_FIRST }, \ | |
798 | { "x22", 22 + GP_REG_FIRST }, \ | |
799 | { "x23", 23 + GP_REG_FIRST }, \ | |
800 | { "x24", 24 + GP_REG_FIRST }, \ | |
801 | { "x25", 25 + GP_REG_FIRST }, \ | |
802 | { "x26", 26 + GP_REG_FIRST }, \ | |
803 | { "x27", 27 + GP_REG_FIRST }, \ | |
804 | { "x28", 28 + GP_REG_FIRST }, \ | |
805 | { "x29", 29 + GP_REG_FIRST }, \ | |
806 | { "x30", 30 + GP_REG_FIRST }, \ | |
807 | { "x31", 31 + GP_REG_FIRST }, \ | |
808 | { "f0", 0 + FP_REG_FIRST }, \ | |
809 | { "f1", 1 + FP_REG_FIRST }, \ | |
810 | { "f2", 2 + FP_REG_FIRST }, \ | |
811 | { "f3", 3 + FP_REG_FIRST }, \ | |
812 | { "f4", 4 + FP_REG_FIRST }, \ | |
813 | { "f5", 5 + FP_REG_FIRST }, \ | |
814 | { "f6", 6 + FP_REG_FIRST }, \ | |
815 | { "f7", 7 + FP_REG_FIRST }, \ | |
816 | { "f8", 8 + FP_REG_FIRST }, \ | |
817 | { "f9", 9 + FP_REG_FIRST }, \ | |
818 | { "f10", 10 + FP_REG_FIRST }, \ | |
819 | { "f11", 11 + FP_REG_FIRST }, \ | |
820 | { "f12", 12 + FP_REG_FIRST }, \ | |
821 | { "f13", 13 + FP_REG_FIRST }, \ | |
822 | { "f14", 14 + FP_REG_FIRST }, \ | |
823 | { "f15", 15 + FP_REG_FIRST }, \ | |
824 | { "f16", 16 + FP_REG_FIRST }, \ | |
825 | { "f17", 17 + FP_REG_FIRST }, \ | |
826 | { "f18", 18 + FP_REG_FIRST }, \ | |
827 | { "f19", 19 + FP_REG_FIRST }, \ | |
828 | { "f20", 20 + FP_REG_FIRST }, \ | |
829 | { "f21", 21 + FP_REG_FIRST }, \ | |
830 | { "f22", 22 + FP_REG_FIRST }, \ | |
831 | { "f23", 23 + FP_REG_FIRST }, \ | |
832 | { "f24", 24 + FP_REG_FIRST }, \ | |
833 | { "f25", 25 + FP_REG_FIRST }, \ | |
834 | { "f26", 26 + FP_REG_FIRST }, \ | |
835 | { "f27", 27 + FP_REG_FIRST }, \ | |
836 | { "f28", 28 + FP_REG_FIRST }, \ | |
837 | { "f29", 29 + FP_REG_FIRST }, \ | |
838 | { "f30", 30 + FP_REG_FIRST }, \ | |
839 | { "f31", 31 + FP_REG_FIRST }, \ | |
840 | } | |
841 | ||
842 | /* Globalizing directive for a label. */ | |
843 | #define GLOBAL_ASM_OP "\t.globl\t" | |
844 | ||
845 | /* This is how to store into the string LABEL | |
846 | the symbol_ref name of an internal numbered label where | |
847 | PREFIX is the class of label and NUM is the number within the class. | |
848 | This is suitable for output with `assemble_name'. */ | |
849 | ||
850 | #undef ASM_GENERATE_INTERNAL_LABEL | |
851 | #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \ | |
852 | sprintf ((LABEL), "*%s%s%ld", (LOCAL_LABEL_PREFIX), (PREFIX), (long)(NUM)) | |
853 | ||
854 | /* This is how to output an element of a case-vector that is absolute. */ | |
855 | ||
856 | #define ASM_OUTPUT_ADDR_VEC_ELT(STREAM, VALUE) \ | |
857 | fprintf (STREAM, "\t.word\t%sL%d\n", LOCAL_LABEL_PREFIX, VALUE) | |
858 | ||
859 | /* This is how to output an element of a PIC case-vector. */ | |
860 | ||
861 | #define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM, BODY, VALUE, REL) \ | |
862 | fprintf (STREAM, "\t.word\t%sL%d-%sL%d\n", \ | |
863 | LOCAL_LABEL_PREFIX, VALUE, LOCAL_LABEL_PREFIX, REL) | |
864 | ||
865 | /* This is how to output an assembler line | |
866 | that says to advance the location counter | |
867 | to a multiple of 2**LOG bytes. */ | |
868 | ||
869 | #define ASM_OUTPUT_ALIGN(STREAM,LOG) \ | |
870 | fprintf (STREAM, "\t.align\t%d\n", (LOG)) | |
871 | ||
872 | /* Define the strings to put out for each section in the object file. */ | |
873 | #define TEXT_SECTION_ASM_OP "\t.text" /* instructions */ | |
874 | #define DATA_SECTION_ASM_OP "\t.data" /* large data */ | |
875 | #define READONLY_DATA_SECTION_ASM_OP "\t.section\t.rodata" | |
876 | #define BSS_SECTION_ASM_OP "\t.bss" | |
877 | #define SBSS_SECTION_ASM_OP "\t.section\t.sbss,\"aw\",@nobits" | |
878 | #define SDATA_SECTION_ASM_OP "\t.section\t.sdata,\"aw\",@progbits" | |
879 | ||
880 | #define ASM_OUTPUT_REG_PUSH(STREAM,REGNO) \ | |
881 | do \ | |
882 | { \ | |
883 | fprintf (STREAM, "\taddi\t%s,%s,-8\n\t%s\t%s,0(%s)\n", \ | |
884 | reg_names[STACK_POINTER_REGNUM], \ | |
885 | reg_names[STACK_POINTER_REGNUM], \ | |
886 | TARGET_64BIT ? "sd" : "sw", \ | |
887 | reg_names[REGNO], \ | |
888 | reg_names[STACK_POINTER_REGNUM]); \ | |
889 | } \ | |
890 | while (0) | |
891 | ||
892 | #define ASM_OUTPUT_REG_POP(STREAM,REGNO) \ | |
893 | do \ | |
894 | { \ | |
895 | fprintf (STREAM, "\t%s\t%s,0(%s)\n\taddi\t%s,%s,8\n", \ | |
896 | TARGET_64BIT ? "ld" : "lw", \ | |
897 | reg_names[REGNO], \ | |
898 | reg_names[STACK_POINTER_REGNUM], \ | |
899 | reg_names[STACK_POINTER_REGNUM], \ | |
900 | reg_names[STACK_POINTER_REGNUM]); \ | |
901 | } \ | |
902 | while (0) | |
903 | ||
904 | #define ASM_COMMENT_START "#" | |
905 | ||
906 | #undef SIZE_TYPE | |
907 | #define SIZE_TYPE (POINTER_SIZE == 64 ? "long unsigned int" : "unsigned int") | |
908 | ||
909 | #undef PTRDIFF_TYPE | |
910 | #define PTRDIFF_TYPE (POINTER_SIZE == 64 ? "long int" : "int") | |
911 | ||
76715c32 | 912 | /* The maximum number of bytes copied by one iteration of a cpymemsi loop. */ |
6ed01e6b AW |
913 | |
914 | #define RISCV_MAX_MOVE_BYTES_PER_LOOP_ITER (UNITS_PER_WORD * 4) | |
915 | ||
916 | /* The maximum number of bytes that can be copied by a straight-line | |
76715c32 | 917 | cpymemsi implementation. */ |
09cae750 | 918 | |
6ed01e6b AW |
919 | #define RISCV_MAX_MOVE_BYTES_STRAIGHT (RISCV_MAX_MOVE_BYTES_PER_LOOP_ITER * 3) |
920 | ||
921 | /* If a memory-to-memory move would take MOVE_RATIO or more simple | |
76715c32 | 922 | move-instruction pairs, we will do a cpymem or libcall instead. |
6ed01e6b AW |
923 | Do not use move_by_pieces at all when strict alignment is not |
924 | in effect but the target has slow unaligned accesses; in this | |
76715c32 | 925 | case, cpymem or libcall is more efficient. */ |
6ed01e6b AW |
926 | |
927 | #define MOVE_RATIO(speed) \ | |
fb5621b1 | 928 | (!STRICT_ALIGNMENT && riscv_slow_unaligned_access_p ? 1 : \ |
6ed01e6b AW |
929 | (speed) ? RISCV_MAX_MOVE_BYTES_PER_LOOP_ITER / UNITS_PER_WORD : \ |
930 | CLEAR_RATIO (speed) / 2) | |
09cae750 PD |
931 | |
932 | /* For CLEAR_RATIO, when optimizing for size, give a better estimate | |
933 | of the length of a memset call, but use the default otherwise. */ | |
934 | ||
935 | #define CLEAR_RATIO(speed) ((speed) ? 16 : 6) | |
936 | ||
937 | /* This is similar to CLEAR_RATIO, but for a non-zero constant, so when | |
938 | optimizing for size adjust the ratio to account for the overhead of | |
939 | loading the constant and replicating it across the word. */ | |
940 | ||
941 | #define SET_RATIO(speed) (CLEAR_RATIO (speed) - ((speed) ? 0 : 2)) | |
942 | ||
943 | #ifndef USED_FOR_TARGET | |
944 | extern const enum reg_class riscv_regno_to_class[]; | |
fb5621b1 KC |
945 | extern bool riscv_slow_unaligned_access_p; |
946 | extern unsigned riscv_stack_boundary; | |
09cae750 PD |
947 | #endif |
948 | ||
949 | #define ASM_PREFERRED_EH_DATA_FORMAT(CODE,GLOBAL) \ | |
950 | (((GLOBAL) ? DW_EH_PE_indirect : 0) | DW_EH_PE_pcrel | DW_EH_PE_sdata4) | |
951 | ||
952 | #define XLEN_SPEC \ | |
953 | "%{march=rv32*:32}" \ | |
954 | "%{march=rv64*:64}" \ | |
955 | ||
956 | #define ABI_SPEC \ | |
957 | "%{mabi=ilp32:ilp32}" \ | |
09baee1a | 958 | "%{mabi=ilp32e:ilp32e}" \ |
09cae750 PD |
959 | "%{mabi=ilp32f:ilp32f}" \ |
960 | "%{mabi=ilp32d:ilp32d}" \ | |
961 | "%{mabi=lp64:lp64}" \ | |
962 | "%{mabi=lp64f:lp64f}" \ | |
963 | "%{mabi=lp64d:lp64d}" \ | |
964 | ||
09cae750 PD |
965 | /* ISA constants needed for code generation. */ |
966 | #define OPCODE_LW 0x2003 | |
967 | #define OPCODE_LD 0x3003 | |
968 | #define OPCODE_AUIPC 0x17 | |
969 | #define OPCODE_JALR 0x67 | |
970 | #define OPCODE_LUI 0x37 | |
971 | #define OPCODE_ADDI 0x13 | |
972 | #define SHIFT_RD 7 | |
973 | #define SHIFT_RS1 15 | |
974 | #define SHIFT_IMM 20 | |
975 | #define IMM_BITS 12 | |
de6320a8 | 976 | #define C_S_BITS 5 |
10789329 | 977 | #define C_SxSP_BITS 6 |
09cae750 PD |
978 | |
979 | #define IMM_REACH (1LL << IMM_BITS) | |
980 | #define CONST_HIGH_PART(VALUE) (((VALUE) + (IMM_REACH/2)) & ~(IMM_REACH-1)) | |
981 | #define CONST_LOW_PART(VALUE) ((VALUE) - CONST_HIGH_PART (VALUE)) | |
982 | ||
10789329 JW |
983 | #define SWSP_REACH (4LL << C_SxSP_BITS) |
984 | #define SDSP_REACH (8LL << C_SxSP_BITS) | |
985 | ||
de6320a8 CB |
986 | /* This is the maximum value that can be represented in a compressed load/store |
987 | offset (an unsigned 5-bit value scaled by 4). */ | |
f95bd50b | 988 | #define CSW_MAX_OFFSET (((4LL << C_S_BITS) - 1) & ~3) |
de6320a8 | 989 | |
e18a6d14 AB |
990 | /* Called from RISCV_REORG, this is defined in riscv-sr.c. */ |
991 | ||
992 | extern void riscv_remove_unneeded_save_restore_calls (void); | |
993 | ||
e0a5b313 KC |
994 | #define HARD_REGNO_RENAME_OK(FROM, TO) riscv_hard_regno_rename_ok (FROM, TO) |
995 | ||
09cae750 | 996 | #endif /* ! GCC_RISCV_H */ |