]>
Commit | Line | Data |
---|---|---|
f045b2c9 | 1 | /* Definitions of target machine for GNU compiler, for IBM RS/6000. |
818ab71a | 2 | Copyright (C) 1992-2016 Free Software Foundation, Inc. |
6a7ec0a7 | 3 | Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu) |
f045b2c9 | 4 | |
5de601cf | 5 | This file is part of GCC. |
f045b2c9 | 6 | |
5de601cf NC |
7 | GCC is free software; you can redistribute it and/or modify it |
8 | under the terms of the GNU General Public License as published | |
2f83c7d6 | 9 | by the Free Software Foundation; either version 3, or (at your |
5de601cf | 10 | option) any later version. |
f045b2c9 | 11 | |
5de601cf NC |
12 | GCC is distributed in the hope that it will be useful, but WITHOUT |
13 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
14 | or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public | |
15 | License for more details. | |
f045b2c9 | 16 | |
748086b7 JJ |
17 | Under Section 7 of GPL version 3, you are granted additional |
18 | permissions described in the GCC Runtime Library Exception, version | |
19 | 3.1, as published by the Free Software Foundation. | |
20 | ||
21 | You should have received a copy of the GNU General Public License and | |
22 | a copy of the GCC Runtime Library Exception along with this program; | |
23 | see the files COPYING3 and COPYING.RUNTIME respectively. If not, see | |
2f83c7d6 | 24 | <http://www.gnu.org/licenses/>. */ |
f045b2c9 RS |
25 | |
26 | /* Note that some other tm.h files include this one and then override | |
9ebbca7d | 27 | many of the definitions. */ |
f045b2c9 | 28 | |
fd438373 MM |
29 | #ifndef RS6000_OPTS_H |
30 | #include "config/rs6000/rs6000-opts.h" | |
31 | #endif | |
32 | ||
9ebbca7d GK |
33 | /* Definitions for the object file format. These are set at |
34 | compile-time. */ | |
f045b2c9 | 35 | |
9ebbca7d GK |
36 | #define OBJECT_XCOFF 1 |
37 | #define OBJECT_ELF 2 | |
38 | #define OBJECT_PEF 3 | |
ee890fe2 | 39 | #define OBJECT_MACHO 4 |
f045b2c9 | 40 | |
9ebbca7d | 41 | #define TARGET_ELF (TARGET_OBJECT_FORMAT == OBJECT_ELF) |
2bfcf297 | 42 | #define TARGET_XCOFF (TARGET_OBJECT_FORMAT == OBJECT_XCOFF) |
9ebbca7d | 43 | #define TARGET_MACOS (TARGET_OBJECT_FORMAT == OBJECT_PEF) |
ee890fe2 | 44 | #define TARGET_MACHO (TARGET_OBJECT_FORMAT == OBJECT_MACHO) |
f045b2c9 | 45 | |
2bfcf297 DB |
46 | #ifndef TARGET_AIX |
47 | #define TARGET_AIX 0 | |
48 | #endif | |
49 | ||
78009d9f MM |
50 | #ifndef TARGET_AIX_OS |
51 | #define TARGET_AIX_OS 0 | |
52 | #endif | |
53 | ||
85b776df AM |
54 | /* Control whether function entry points use a "dot" symbol when |
55 | ABI_AIX. */ | |
56 | #define DOT_SYMBOLS 1 | |
57 | ||
8e3f41e7 MM |
58 | /* Default string to use for cpu if not specified. */ |
59 | #ifndef TARGET_CPU_DEFAULT | |
60 | #define TARGET_CPU_DEFAULT ((char *)0) | |
61 | #endif | |
62 | ||
f565b0a1 | 63 | /* If configured for PPC405, support PPC405CR Erratum77. */ |
b0bfee6e | 64 | #ifdef CONFIG_PPC405CR |
f565b0a1 DE |
65 | #define PPC405_ERRATUM77 (rs6000_cpu == PROCESSOR_PPC405) |
66 | #else | |
67 | #define PPC405_ERRATUM77 0 | |
68 | #endif | |
69 | ||
96038623 DE |
70 | #ifndef TARGET_PAIRED_FLOAT |
71 | #define TARGET_PAIRED_FLOAT 0 | |
72 | #endif | |
73 | ||
cd679487 BE |
74 | #ifdef HAVE_AS_POPCNTB |
75 | #define ASM_CPU_POWER5_SPEC "-mpower5" | |
76 | #else | |
77 | #define ASM_CPU_POWER5_SPEC "-mpower4" | |
78 | #endif | |
79 | ||
80 | #ifdef HAVE_AS_DFP | |
81 | #define ASM_CPU_POWER6_SPEC "-mpower6 -maltivec" | |
82 | #else | |
83 | #define ASM_CPU_POWER6_SPEC "-mpower4 -maltivec" | |
84 | #endif | |
85 | ||
cacf1ca8 | 86 | #ifdef HAVE_AS_POPCNTD |
d40c9e33 PB |
87 | #define ASM_CPU_POWER7_SPEC "-mpower7" |
88 | #else | |
89 | #define ASM_CPU_POWER7_SPEC "-mpower4 -maltivec" | |
90 | #endif | |
91 | ||
428bffcb PB |
92 | #ifdef HAVE_AS_POWER8 |
93 | #define ASM_CPU_POWER8_SPEC "-mpower8" | |
94 | #else | |
f62511da | 95 | #define ASM_CPU_POWER8_SPEC ASM_CPU_POWER7_SPEC |
428bffcb PB |
96 | #endif |
97 | ||
d1f0d376 MM |
98 | #ifdef HAVE_AS_POWER9 |
99 | #define ASM_CPU_POWER9_SPEC "-mpower9" | |
100 | #else | |
101 | #define ASM_CPU_POWER9_SPEC ASM_CPU_POWER8_SPEC | |
102 | #endif | |
103 | ||
47f67e51 PB |
104 | #ifdef HAVE_AS_DCI |
105 | #define ASM_CPU_476_SPEC "-m476" | |
106 | #else | |
107 | #define ASM_CPU_476_SPEC "-mpower4" | |
108 | #endif | |
109 | ||
cacf1ca8 MM |
110 | /* Common ASM definitions used by ASM_SPEC among the various targets for |
111 | handling -mcpu=xxx switches. There is a parallel list in driver-rs6000.c to | |
112 | provide the default assembler options if the user uses -mcpu=native, so if | |
113 | you make changes here, make them also there. */ | |
f984d8df DB |
114 | #define ASM_CPU_SPEC \ |
115 | "%{!mcpu*: \ | |
93ae5495 | 116 | %{mpowerpc64*: -mppc64} \ |
a441dedb | 117 | %{!mpowerpc64*: %(asm_default)}} \ |
cacf1ca8 | 118 | %{mcpu=native: %(asm_cpu_native)} \ |
d296e02e | 119 | %{mcpu=cell: -mcell} \ |
93ae5495 | 120 | %{mcpu=power3: -mppc64} \ |
957e9e48 | 121 | %{mcpu=power4: -mpower4} \ |
cd679487 BE |
122 | %{mcpu=power5: %(asm_cpu_power5)} \ |
123 | %{mcpu=power5+: %(asm_cpu_power5)} \ | |
124 | %{mcpu=power6: %(asm_cpu_power6) -maltivec} \ | |
125 | %{mcpu=power6x: %(asm_cpu_power6) -maltivec} \ | |
d40c9e33 | 126 | %{mcpu=power7: %(asm_cpu_power7)} \ |
428bffcb | 127 | %{mcpu=power8: %(asm_cpu_power8)} \ |
d1f0d376 | 128 | %{mcpu=power9: %(asm_cpu_power9)} \ |
ebde32fd | 129 | %{mcpu=a2: -ma2} \ |
f984d8df | 130 | %{mcpu=powerpc: -mppc} \ |
fa17b3db | 131 | %{mcpu=powerpc64le: %(asm_cpu_power8)} \ |
93ae5495 | 132 | %{mcpu=rs64a: -mppc64} \ |
f984d8df | 133 | %{mcpu=401: -mppc} \ |
61a8515c JS |
134 | %{mcpu=403: -m403} \ |
135 | %{mcpu=405: -m405} \ | |
2c9d95ef DE |
136 | %{mcpu=405fp: -m405} \ |
137 | %{mcpu=440: -m440} \ | |
138 | %{mcpu=440fp: -m440} \ | |
4adf8008 PB |
139 | %{mcpu=464: -m440} \ |
140 | %{mcpu=464fp: -m440} \ | |
47f67e51 PB |
141 | %{mcpu=476: %(asm_cpu_476)} \ |
142 | %{mcpu=476fp: %(asm_cpu_476)} \ | |
f984d8df DB |
143 | %{mcpu=505: -mppc} \ |
144 | %{mcpu=601: -m601} \ | |
145 | %{mcpu=602: -mppc} \ | |
146 | %{mcpu=603: -mppc} \ | |
147 | %{mcpu=603e: -mppc} \ | |
148 | %{mcpu=ec603e: -mppc} \ | |
149 | %{mcpu=604: -mppc} \ | |
150 | %{mcpu=604e: -mppc} \ | |
93ae5495 AM |
151 | %{mcpu=620: -mppc64} \ |
152 | %{mcpu=630: -mppc64} \ | |
f984d8df DB |
153 | %{mcpu=740: -mppc} \ |
154 | %{mcpu=750: -mppc} \ | |
49ffe578 | 155 | %{mcpu=G3: -mppc} \ |
93ae5495 AM |
156 | %{mcpu=7400: -mppc -maltivec} \ |
157 | %{mcpu=7450: -mppc -maltivec} \ | |
158 | %{mcpu=G4: -mppc -maltivec} \ | |
f984d8df DB |
159 | %{mcpu=801: -mppc} \ |
160 | %{mcpu=821: -mppc} \ | |
161 | %{mcpu=823: -mppc} \ | |
775db490 | 162 | %{mcpu=860: -mppc} \ |
93ae5495 AM |
163 | %{mcpu=970: -mpower4 -maltivec} \ |
164 | %{mcpu=G5: -mpower4 -maltivec} \ | |
a3170dc6 | 165 | %{mcpu=8540: -me500} \ |
5ca0373f | 166 | %{mcpu=8548: -me500} \ |
fa41c305 EW |
167 | %{mcpu=e300c2: -me300} \ |
168 | %{mcpu=e300c3: -me300} \ | |
edae5fe3 | 169 | %{mcpu=e500mc: -me500mc} \ |
b17f98b1 | 170 | %{mcpu=e500mc64: -me500mc64} \ |
683ed19e EW |
171 | %{mcpu=e5500: -me5500} \ |
172 | %{mcpu=e6500: -me6500} \ | |
93ae5495 | 173 | %{maltivec: -maltivec} \ |
2c9ccc21 | 174 | %{mvsx: -mvsx %{!maltivec: -maltivec} %{!mcpu*: %(asm_cpu_power7)}} \ |
0258b6e4 | 175 | %{mpower8-vector|mcrypto|mdirect-move|mhtm: %{!mcpu*: %(asm_cpu_power8)}} \ |
93ae5495 | 176 | -many" |
f984d8df DB |
177 | |
178 | #define CPP_DEFAULT_SPEC "" | |
179 | ||
180 | #define ASM_DEFAULT_SPEC "" | |
181 | ||
841faeed MM |
182 | /* This macro defines names of additional specifications to put in the specs |
183 | that can be used in various specifications like CC1_SPEC. Its definition | |
184 | is an initializer with a subgrouping for each command option. | |
185 | ||
186 | Each subgrouping contains a string constant, that defines the | |
5de601cf | 187 | specification name, and a string constant that used by the GCC driver |
841faeed MM |
188 | program. |
189 | ||
190 | Do not define this macro if it does not need to do anything. */ | |
191 | ||
7509c759 | 192 | #define SUBTARGET_EXTRA_SPECS |
7509c759 | 193 | |
c81bebd7 | 194 | #define EXTRA_SPECS \ |
c81bebd7 | 195 | { "cpp_default", CPP_DEFAULT_SPEC }, \ |
c81bebd7 | 196 | { "asm_cpu", ASM_CPU_SPEC }, \ |
cacf1ca8 | 197 | { "asm_cpu_native", ASM_CPU_NATIVE_SPEC }, \ |
c81bebd7 | 198 | { "asm_default", ASM_DEFAULT_SPEC }, \ |
0eab6840 | 199 | { "cc1_cpu", CC1_CPU_SPEC }, \ |
cd679487 BE |
200 | { "asm_cpu_power5", ASM_CPU_POWER5_SPEC }, \ |
201 | { "asm_cpu_power6", ASM_CPU_POWER6_SPEC }, \ | |
d40c9e33 | 202 | { "asm_cpu_power7", ASM_CPU_POWER7_SPEC }, \ |
428bffcb | 203 | { "asm_cpu_power8", ASM_CPU_POWER8_SPEC }, \ |
d1f0d376 | 204 | { "asm_cpu_power9", ASM_CPU_POWER9_SPEC }, \ |
47f67e51 | 205 | { "asm_cpu_476", ASM_CPU_476_SPEC }, \ |
7509c759 MM |
206 | SUBTARGET_EXTRA_SPECS |
207 | ||
0eab6840 DE |
208 | /* -mcpu=native handling only makes sense with compiler running on |
209 | an PowerPC chip. If changing this condition, also change | |
210 | the condition in driver-rs6000.c. */ | |
211 | #if defined(__powerpc__) || defined(__POWERPC__) || defined(_AIX) | |
212 | /* In driver-rs6000.c. */ | |
213 | extern const char *host_detect_local_cpu (int argc, const char **argv); | |
214 | #define EXTRA_SPEC_FUNCTIONS \ | |
215 | { "local_cpu_detect", host_detect_local_cpu }, | |
216 | #define HAVE_LOCAL_CPU_DETECT | |
cacf1ca8 MM |
217 | #define ASM_CPU_NATIVE_SPEC "%:local_cpu_detect(asm)" |
218 | ||
219 | #else | |
220 | #define ASM_CPU_NATIVE_SPEC "%(asm_default)" | |
0eab6840 DE |
221 | #endif |
222 | ||
ee7caeb3 DE |
223 | #ifndef CC1_CPU_SPEC |
224 | #ifdef HAVE_LOCAL_CPU_DETECT | |
0eab6840 DE |
225 | #define CC1_CPU_SPEC \ |
226 | "%{mcpu=native:%<mcpu=native %:local_cpu_detect(cpu)} \ | |
227 | %{mtune=native:%<mtune=native %:local_cpu_detect(tune)}" | |
ee7caeb3 DE |
228 | #else |
229 | #define CC1_CPU_SPEC "" | |
230 | #endif | |
0eab6840 DE |
231 | #endif |
232 | ||
fb623df5 | 233 | /* Architecture type. */ |
f045b2c9 | 234 | |
bb22512c | 235 | /* Define TARGET_MFCRF if the target assembler does not support the |
78f5898b | 236 | optional field operand for mfcr. */ |
fb623df5 | 237 | |
78f5898b | 238 | #ifndef HAVE_AS_MFCRF |
432218ba | 239 | #undef TARGET_MFCRF |
ffa22984 DE |
240 | #define TARGET_MFCRF 0 |
241 | #endif | |
242 | ||
0fa2e4df | 243 | /* Define TARGET_POPCNTB if the target assembler does not support the |
432218ba DE |
244 | popcount byte instruction. */ |
245 | ||
246 | #ifndef HAVE_AS_POPCNTB | |
247 | #undef TARGET_POPCNTB | |
248 | #define TARGET_POPCNTB 0 | |
249 | #endif | |
250 | ||
9719f3b7 DE |
251 | /* Define TARGET_FPRND if the target assembler does not support the |
252 | fp rounding instructions. */ | |
253 | ||
254 | #ifndef HAVE_AS_FPRND | |
255 | #undef TARGET_FPRND | |
256 | #define TARGET_FPRND 0 | |
257 | #endif | |
258 | ||
b639c3c2 JJ |
259 | /* Define TARGET_CMPB if the target assembler does not support the |
260 | cmpb instruction. */ | |
261 | ||
262 | #ifndef HAVE_AS_CMPB | |
263 | #undef TARGET_CMPB | |
264 | #define TARGET_CMPB 0 | |
265 | #endif | |
266 | ||
44cd321e PS |
267 | /* Define TARGET_MFPGPR if the target assembler does not support the |
268 | mffpr and mftgpr instructions. */ | |
269 | ||
270 | #ifndef HAVE_AS_MFPGPR | |
271 | #undef TARGET_MFPGPR | |
272 | #define TARGET_MFPGPR 0 | |
273 | #endif | |
274 | ||
b639c3c2 JJ |
275 | /* Define TARGET_DFP if the target assembler does not support decimal |
276 | floating point instructions. */ | |
277 | #ifndef HAVE_AS_DFP | |
278 | #undef TARGET_DFP | |
279 | #define TARGET_DFP 0 | |
280 | #endif | |
281 | ||
cacf1ca8 MM |
282 | /* Define TARGET_POPCNTD if the target assembler does not support the |
283 | popcount word and double word instructions. */ | |
284 | ||
285 | #ifndef HAVE_AS_POPCNTD | |
286 | #undef TARGET_POPCNTD | |
287 | #define TARGET_POPCNTD 0 | |
288 | #endif | |
289 | ||
f62511da MM |
290 | /* Define the ISA 2.07 flags as 0 if the target assembler does not support the |
291 | waitasecond instruction. Allow -mpower8-fusion, since it does not add new | |
292 | instructions. */ | |
293 | ||
294 | #ifndef HAVE_AS_POWER8 | |
295 | #undef TARGET_DIRECT_MOVE | |
296 | #undef TARGET_CRYPTO | |
0258b6e4 | 297 | #undef TARGET_HTM |
f62511da MM |
298 | #undef TARGET_P8_VECTOR |
299 | #define TARGET_DIRECT_MOVE 0 | |
300 | #define TARGET_CRYPTO 0 | |
0258b6e4 | 301 | #define TARGET_HTM 0 |
f62511da MM |
302 | #define TARGET_P8_VECTOR 0 |
303 | #endif | |
304 | ||
cacf1ca8 MM |
305 | /* Define TARGET_LWSYNC_INSTRUCTION if the assembler knows about lwsync. If |
306 | not, generate the lwsync code as an integer constant. */ | |
307 | #ifdef HAVE_AS_LWSYNC | |
308 | #define TARGET_LWSYNC_INSTRUCTION 1 | |
309 | #else | |
310 | #define TARGET_LWSYNC_INSTRUCTION 0 | |
311 | #endif | |
312 | ||
9752c4ad AM |
313 | /* Define TARGET_TLS_MARKERS if the target assembler does not support |
314 | arg markers for __tls_get_addr calls. */ | |
315 | #ifndef HAVE_AS_TLS_MARKERS | |
316 | #undef TARGET_TLS_MARKERS | |
317 | #define TARGET_TLS_MARKERS 0 | |
318 | #else | |
319 | #define TARGET_TLS_MARKERS tls_markers | |
320 | #endif | |
321 | ||
7f970b70 AM |
322 | #ifndef TARGET_SECURE_PLT |
323 | #define TARGET_SECURE_PLT 0 | |
324 | #endif | |
325 | ||
070b27da AM |
326 | #ifndef TARGET_CMODEL |
327 | #define TARGET_CMODEL CMODEL_SMALL | |
328 | #endif | |
329 | ||
2f3e5814 | 330 | #define TARGET_32BIT (! TARGET_64BIT) |
d14a6d05 | 331 | |
c4501e62 JJ |
332 | #ifndef HAVE_AS_TLS |
333 | #define HAVE_AS_TLS 0 | |
334 | #endif | |
335 | ||
be26142a PB |
336 | #ifndef TARGET_LINK_STACK |
337 | #define TARGET_LINK_STACK 0 | |
338 | #endif | |
339 | ||
340 | #ifndef SET_TARGET_LINK_STACK | |
341 | #define SET_TARGET_LINK_STACK(X) do { } while (0) | |
342 | #endif | |
343 | ||
48d72335 DE |
344 | /* Return 1 for a symbol ref for a thread-local storage symbol. */ |
345 | #define RS6000_SYMBOL_REF_TLS_P(RTX) \ | |
346 | (GET_CODE (RTX) == SYMBOL_REF && SYMBOL_REF_TLS_MODEL (RTX) != 0) | |
347 | ||
996ed075 JJ |
348 | #ifdef IN_LIBGCC2 |
349 | /* For libgcc2 we make sure this is a compile time constant */ | |
67796c1f | 350 | #if defined (__64BIT__) || defined (__powerpc64__) || defined (__ppc64__) |
78f5898b | 351 | #undef TARGET_POWERPC64 |
996ed075 JJ |
352 | #define TARGET_POWERPC64 1 |
353 | #else | |
78f5898b | 354 | #undef TARGET_POWERPC64 |
996ed075 JJ |
355 | #define TARGET_POWERPC64 0 |
356 | #endif | |
b6c9286a | 357 | #else |
78f5898b | 358 | /* The option machinery will define this. */ |
b6c9286a MM |
359 | #endif |
360 | ||
c28a7c24 | 361 | #define TARGET_DEFAULT (MASK_MULTIPLE | MASK_STRING) |
9ebbca7d | 362 | |
696e45ba ME |
363 | /* FPU operations supported. |
364 | Each use of TARGET_SINGLE_FLOAT or TARGET_DOUBLE_FLOAT must | |
365 | also test TARGET_HARD_FLOAT. */ | |
366 | #define TARGET_SINGLE_FLOAT 1 | |
367 | #define TARGET_DOUBLE_FLOAT 1 | |
368 | #define TARGET_SINGLE_FPU 0 | |
369 | #define TARGET_SIMPLE_FPU 0 | |
0bb7b92e | 370 | #define TARGET_XILINX_FPU 0 |
696e45ba | 371 | |
fb623df5 RK |
372 | /* Recast the processor type to the cpu attribute. */ |
373 | #define rs6000_cpu_attr ((enum attr_cpu)rs6000_cpu) | |
374 | ||
8482e358 | 375 | /* Define generic processor types based upon current deployment. */ |
3cb999d8 | 376 | #define PROCESSOR_COMMON PROCESSOR_PPC601 |
3cb999d8 DE |
377 | #define PROCESSOR_POWERPC PROCESSOR_PPC604 |
378 | #define PROCESSOR_POWERPC64 PROCESSOR_RS64A | |
6e151478 | 379 | |
fb623df5 | 380 | /* Define the default processor. This is overridden by other tm.h files. */ |
f3061fa4 | 381 | #define PROCESSOR_DEFAULT PROCESSOR_PPC603 |
3cb999d8 | 382 | #define PROCESSOR_DEFAULT64 PROCESSOR_RS64A |
fb623df5 | 383 | |
59ac9a55 JJ |
384 | /* Specify the dialect of assembler to use. Only new mnemonics are supported |
385 | starting with GCC 4.8, i.e. just one dialect, but for backwards | |
386 | compatibility with older inline asm ASSEMBLER_DIALECT needs to be | |
387 | defined. */ | |
388 | #define ASSEMBLER_DIALECT 1 | |
389 | ||
38c1f2d7 | 390 | /* Debug support */ |
fd438373 MM |
391 | #define MASK_DEBUG_STACK 0x01 /* debug stack applications */ |
392 | #define MASK_DEBUG_ARG 0x02 /* debug argument handling */ | |
393 | #define MASK_DEBUG_REG 0x04 /* debug register handling */ | |
394 | #define MASK_DEBUG_ADDR 0x08 /* debug memory addressing */ | |
395 | #define MASK_DEBUG_COST 0x10 /* debug rtx codes */ | |
396 | #define MASK_DEBUG_TARGET 0x20 /* debug target attribute/pragma */ | |
7fa14a01 | 397 | #define MASK_DEBUG_BUILTIN 0x40 /* debug builtins */ |
fd438373 MM |
398 | #define MASK_DEBUG_ALL (MASK_DEBUG_STACK \ |
399 | | MASK_DEBUG_ARG \ | |
400 | | MASK_DEBUG_REG \ | |
401 | | MASK_DEBUG_ADDR \ | |
402 | | MASK_DEBUG_COST \ | |
7fa14a01 MM |
403 | | MASK_DEBUG_TARGET \ |
404 | | MASK_DEBUG_BUILTIN) | |
fd438373 MM |
405 | |
406 | #define TARGET_DEBUG_STACK (rs6000_debug & MASK_DEBUG_STACK) | |
407 | #define TARGET_DEBUG_ARG (rs6000_debug & MASK_DEBUG_ARG) | |
408 | #define TARGET_DEBUG_REG (rs6000_debug & MASK_DEBUG_REG) | |
409 | #define TARGET_DEBUG_ADDR (rs6000_debug & MASK_DEBUG_ADDR) | |
410 | #define TARGET_DEBUG_COST (rs6000_debug & MASK_DEBUG_COST) | |
411 | #define TARGET_DEBUG_TARGET (rs6000_debug & MASK_DEBUG_TARGET) | |
7fa14a01 | 412 | #define TARGET_DEBUG_BUILTIN (rs6000_debug & MASK_DEBUG_BUILTIN) |
cacf1ca8 | 413 | |
2c83faf8 MM |
414 | /* Helper macros for TFmode. Quad floating point (TFmode) can be either IBM |
415 | long double format that uses a pair of doubles, or IEEE 128-bit floating | |
416 | point. KFmode was added as a way to represent IEEE 128-bit floating point, | |
417 | even if the default for long double is the IBM long double format. | |
418 | Similarly IFmode is the IBM long double format even if the default is IEEE | |
419 | 128-bit. */ | |
420 | #define FLOAT128_IEEE_P(MODE) \ | |
421 | (((MODE) == TFmode && TARGET_IEEEQUAD) \ | |
422 | || ((MODE) == KFmode)) | |
423 | ||
424 | #define FLOAT128_IBM_P(MODE) \ | |
425 | (((MODE) == TFmode && !TARGET_IEEEQUAD) \ | |
426 | || ((MODE) == IFmode)) | |
427 | ||
428 | /* Helper macros to say whether a 128-bit floating point type can go in a | |
429 | single vector register, or whether it needs paired scalar values. */ | |
430 | #define FLOAT128_VECTOR_P(MODE) (TARGET_FLOAT128 && FLOAT128_IEEE_P (MODE)) | |
431 | ||
432 | #define FLOAT128_2REG_P(MODE) \ | |
433 | (FLOAT128_IBM_P (MODE) \ | |
434 | || ((MODE) == TDmode) \ | |
435 | || (!TARGET_FLOAT128 && FLOAT128_IEEE_P (MODE))) | |
436 | ||
437 | /* Return true for floating point that does not use a vector register. */ | |
438 | #define SCALAR_FLOAT_MODE_NOT_VECTOR_P(MODE) \ | |
439 | (SCALAR_FLOAT_MODE_P (MODE) && !FLOAT128_VECTOR_P (MODE)) | |
440 | ||
f62511da | 441 | /* Describe the vector unit used for arithmetic operations. */ |
cacf1ca8 MM |
442 | extern enum rs6000_vector rs6000_vector_unit[]; |
443 | ||
444 | #define VECTOR_UNIT_NONE_P(MODE) \ | |
445 | (rs6000_vector_unit[(MODE)] == VECTOR_NONE) | |
446 | ||
447 | #define VECTOR_UNIT_VSX_P(MODE) \ | |
448 | (rs6000_vector_unit[(MODE)] == VECTOR_VSX) | |
449 | ||
f62511da MM |
450 | #define VECTOR_UNIT_P8_VECTOR_P(MODE) \ |
451 | (rs6000_vector_unit[(MODE)] == VECTOR_P8_VECTOR) | |
452 | ||
cacf1ca8 MM |
453 | #define VECTOR_UNIT_ALTIVEC_P(MODE) \ |
454 | (rs6000_vector_unit[(MODE)] == VECTOR_ALTIVEC) | |
455 | ||
f62511da MM |
456 | #define VECTOR_UNIT_VSX_OR_P8_VECTOR_P(MODE) \ |
457 | (IN_RANGE ((int)rs6000_vector_unit[(MODE)], \ | |
458 | (int)VECTOR_VSX, \ | |
459 | (int)VECTOR_P8_VECTOR)) | |
460 | ||
461 | /* VECTOR_UNIT_ALTIVEC_OR_VSX_P is used in places where we are using either | |
462 | altivec (VMX) or VSX vector instructions. P8 vector support is upwards | |
463 | compatible, so allow it as well, rather than changing all of the uses of the | |
464 | macro. */ | |
cacf1ca8 | 465 | #define VECTOR_UNIT_ALTIVEC_OR_VSX_P(MODE) \ |
f62511da MM |
466 | (IN_RANGE ((int)rs6000_vector_unit[(MODE)], \ |
467 | (int)VECTOR_ALTIVEC, \ | |
468 | (int)VECTOR_P8_VECTOR)) | |
cacf1ca8 MM |
469 | |
470 | /* Describe whether to use VSX loads or Altivec loads. For now, just use the | |
471 | same unit as the vector unit we are using, but we may want to migrate to | |
472 | using VSX style loads even for types handled by altivec. */ | |
473 | extern enum rs6000_vector rs6000_vector_mem[]; | |
474 | ||
475 | #define VECTOR_MEM_NONE_P(MODE) \ | |
476 | (rs6000_vector_mem[(MODE)] == VECTOR_NONE) | |
477 | ||
478 | #define VECTOR_MEM_VSX_P(MODE) \ | |
479 | (rs6000_vector_mem[(MODE)] == VECTOR_VSX) | |
480 | ||
f62511da MM |
481 | #define VECTOR_MEM_P8_VECTOR_P(MODE) \ |
482 | (rs6000_vector_mem[(MODE)] == VECTOR_VSX) | |
483 | ||
cacf1ca8 MM |
484 | #define VECTOR_MEM_ALTIVEC_P(MODE) \ |
485 | (rs6000_vector_mem[(MODE)] == VECTOR_ALTIVEC) | |
486 | ||
f62511da MM |
487 | #define VECTOR_MEM_VSX_OR_P8_VECTOR_P(MODE) \ |
488 | (IN_RANGE ((int)rs6000_vector_mem[(MODE)], \ | |
489 | (int)VECTOR_VSX, \ | |
490 | (int)VECTOR_P8_VECTOR)) | |
491 | ||
cacf1ca8 | 492 | #define VECTOR_MEM_ALTIVEC_OR_VSX_P(MODE) \ |
f62511da MM |
493 | (IN_RANGE ((int)rs6000_vector_mem[(MODE)], \ |
494 | (int)VECTOR_ALTIVEC, \ | |
495 | (int)VECTOR_P8_VECTOR)) | |
cacf1ca8 MM |
496 | |
497 | /* Return the alignment of a given vector type, which is set based on the | |
498 | vector unit use. VSX for instance can load 32 or 64 bit aligned words | |
499 | without problems, while Altivec requires 128-bit aligned vectors. */ | |
500 | extern int rs6000_vector_align[]; | |
501 | ||
502 | #define VECTOR_ALIGN(MODE) \ | |
503 | ((rs6000_vector_align[(MODE)] != 0) \ | |
504 | ? rs6000_vector_align[(MODE)] \ | |
505 | : (int)GET_MODE_BITSIZE ((MODE))) | |
506 | ||
6edc217d BS |
507 | /* Determine the element order to use for vector instructions. By |
508 | default we use big-endian element order when targeting big-endian, | |
509 | and little-endian element order when targeting little-endian. For | |
510 | programs being ported from BE Power to LE Power, it can sometimes | |
511 | be useful to use big-endian element order when targeting little-endian. | |
512 | This is set via -maltivec=be, for example. */ | |
513 | #define VECTOR_ELT_ORDER_BIG \ | |
514 | (BYTES_BIG_ENDIAN || (rs6000_altivec_element_order == 2)) | |
515 | ||
117f16fb MM |
516 | /* Element number of the 64-bit value in a 128-bit vector that can be accessed |
517 | with scalar instructions. */ | |
518 | #define VECTOR_ELEMENT_SCALAR_64BIT ((BYTES_BIG_ENDIAN) ? 0 : 1) | |
519 | ||
dd551aa1 MM |
520 | /* Element number of the 64-bit value in a 128-bit vector that can be accessed |
521 | with the ISA 3.0 MFVSRLD instructions. */ | |
522 | #define VECTOR_ELEMENT_MFVSRLD_64BIT ((BYTES_BIG_ENDIAN) ? 1 : 0) | |
523 | ||
025d9908 KH |
524 | /* Alignment options for fields in structures for sub-targets following |
525 | AIX-like ABI. | |
526 | ALIGN_POWER word-aligns FP doubles (default AIX ABI). | |
527 | ALIGN_NATURAL doubleword-aligns FP doubles (align to object size). | |
528 | ||
529 | Override the macro definitions when compiling libobjc to avoid undefined | |
530 | reference to rs6000_alignment_flags due to library's use of GCC alignment | |
531 | macros which use the macros below. */ | |
f676971a | 532 | |
025d9908 KH |
533 | #ifndef IN_TARGET_LIBS |
534 | #define MASK_ALIGN_POWER 0x00000000 | |
535 | #define MASK_ALIGN_NATURAL 0x00000001 | |
536 | #define TARGET_ALIGN_NATURAL (rs6000_alignment_flags & MASK_ALIGN_NATURAL) | |
537 | #else | |
538 | #define TARGET_ALIGN_NATURAL 0 | |
539 | #endif | |
6fa3f289 ZW |
540 | |
541 | #define TARGET_LONG_DOUBLE_128 (rs6000_long_double_type_size == 128) | |
602ea4d3 | 542 | #define TARGET_IEEEQUAD rs6000_ieeequad |
6fa3f289 | 543 | #define TARGET_ALTIVEC_ABI rs6000_altivec_abi |
cacf1ca8 | 544 | #define TARGET_LDBRX (TARGET_POPCNTD || rs6000_cpu == PROCESSOR_CELL) |
6fa3f289 | 545 | |
a3170dc6 AH |
546 | #define TARGET_SPE_ABI 0 |
547 | #define TARGET_SPE 0 | |
cacf1ca8 | 548 | #define TARGET_ISEL64 (TARGET_ISEL && TARGET_POWERPC64) |
a3170dc6 | 549 | #define TARGET_FPRS 1 |
4d4cbc0e AH |
550 | #define TARGET_E500_SINGLE 0 |
551 | #define TARGET_E500_DOUBLE 0 | |
eca0d5e8 | 552 | #define CHECK_E500_OPTIONS do { } while (0) |
a3170dc6 | 553 | |
7042fe5e MM |
554 | /* ISA 2.01 allowed FCFID to be done in 32-bit, previously it was 64-bit only. |
555 | Enable 32-bit fcfid's on any of the switches for newer ISA machines or | |
556 | XILINX. */ | |
c3f8384f MM |
557 | #define TARGET_FCFID (TARGET_POWERPC64 \ |
558 | || TARGET_PPC_GPOPT /* 970/power4 */ \ | |
559 | || TARGET_POPCNTB /* ISA 2.02 */ \ | |
560 | || TARGET_CMPB /* ISA 2.05 */ \ | |
561 | || TARGET_POPCNTD /* ISA 2.06 */ \ | |
7042fe5e MM |
562 | || TARGET_XILINX_FPU) |
563 | ||
564 | #define TARGET_FCTIDZ TARGET_FCFID | |
565 | #define TARGET_STFIWX TARGET_PPC_GFXOPT | |
566 | #define TARGET_LFIWAX TARGET_CMPB | |
567 | #define TARGET_LFIWZX TARGET_POPCNTD | |
568 | #define TARGET_FCFIDS TARGET_POPCNTD | |
569 | #define TARGET_FCFIDU TARGET_POPCNTD | |
570 | #define TARGET_FCFIDUS TARGET_POPCNTD | |
571 | #define TARGET_FCTIDUZ TARGET_POPCNTD | |
572 | #define TARGET_FCTIWUZ TARGET_POPCNTD | |
0299bc72 MM |
573 | #define TARGET_CTZ TARGET_MODULO |
574 | #define TARGET_EXTSWSLI (TARGET_MODULO && TARGET_POWERPC64) | |
dd551aa1 | 575 | #define TARGET_MADDLD (TARGET_MODULO && TARGET_POWERPC64) |
7042fe5e | 576 | |
f62511da MM |
577 | #define TARGET_XSCVDPSPN (TARGET_DIRECT_MOVE || TARGET_P8_VECTOR) |
578 | #define TARGET_XSCVSPDPN (TARGET_DIRECT_MOVE || TARGET_P8_VECTOR) | |
a16a872d | 579 | #define TARGET_VADDUQM (TARGET_P8_VECTOR && TARGET_POWERPC64) |
dd551aa1 MM |
580 | #define TARGET_DIRECT_MOVE_128 (TARGET_P9_VECTOR && TARGET_DIRECT_MOVE \ |
581 | && TARGET_POWERPC64) | |
f62511da MM |
582 | |
583 | /* Byte/char syncs were added as phased in for ISA 2.06B, but are not present | |
584 | in power7, so conditionalize them on p8 features. TImode syncs need quad | |
585 | memory support. */ | |
b846c948 MM |
586 | #define TARGET_SYNC_HI_QI (TARGET_QUAD_MEMORY \ |
587 | || TARGET_QUAD_MEMORY_ATOMIC \ | |
588 | || TARGET_DIRECT_MOVE) | |
589 | ||
590 | #define TARGET_SYNC_TI TARGET_QUAD_MEMORY_ATOMIC | |
f62511da | 591 | |
c6d5ff83 MM |
592 | /* Power7 has both 32-bit load and store integer for the FPRs, so we don't need |
593 | to allocate the SDmode stack slot to get the value into the proper location | |
594 | in the register. */ | |
595 | #define TARGET_NO_SDMODE_STACK (TARGET_LFIWZX && TARGET_STFIWX && TARGET_DFP) | |
596 | ||
4d967549 MM |
597 | /* In switching from using target_flags to using rs6000_isa_flags, the options |
598 | machinery creates OPTION_MASK_<xxx> instead of MASK_<xxx>. For now map | |
599 | OPTION_MASK_<xxx> back into MASK_<xxx>. */ | |
600 | #define MASK_ALTIVEC OPTION_MASK_ALTIVEC | |
601 | #define MASK_CMPB OPTION_MASK_CMPB | |
f62511da | 602 | #define MASK_CRYPTO OPTION_MASK_CRYPTO |
4d967549 | 603 | #define MASK_DFP OPTION_MASK_DFP |
f62511da | 604 | #define MASK_DIRECT_MOVE OPTION_MASK_DIRECT_MOVE |
4d967549 MM |
605 | #define MASK_DLMZB OPTION_MASK_DLMZB |
606 | #define MASK_EABI OPTION_MASK_EABI | |
607 | #define MASK_FPRND OPTION_MASK_FPRND | |
f62511da | 608 | #define MASK_P8_FUSION OPTION_MASK_P8_FUSION |
4d967549 | 609 | #define MASK_HARD_FLOAT OPTION_MASK_HARD_FLOAT |
0258b6e4 | 610 | #define MASK_HTM OPTION_MASK_HTM |
4d967549 MM |
611 | #define MASK_ISEL OPTION_MASK_ISEL |
612 | #define MASK_MFCRF OPTION_MASK_MFCRF | |
613 | #define MASK_MFPGPR OPTION_MASK_MFPGPR | |
614 | #define MASK_MULHW OPTION_MASK_MULHW | |
615 | #define MASK_MULTIPLE OPTION_MASK_MULTIPLE | |
616 | #define MASK_NO_UPDATE OPTION_MASK_NO_UPDATE | |
f62511da | 617 | #define MASK_P8_VECTOR OPTION_MASK_P8_VECTOR |
4d967549 MM |
618 | #define MASK_POPCNTB OPTION_MASK_POPCNTB |
619 | #define MASK_POPCNTD OPTION_MASK_POPCNTD | |
620 | #define MASK_PPC_GFXOPT OPTION_MASK_PPC_GFXOPT | |
621 | #define MASK_PPC_GPOPT OPTION_MASK_PPC_GPOPT | |
622 | #define MASK_RECIP_PRECISION OPTION_MASK_RECIP_PRECISION | |
623 | #define MASK_SOFT_FLOAT OPTION_MASK_SOFT_FLOAT | |
624 | #define MASK_STRICT_ALIGN OPTION_MASK_STRICT_ALIGN | |
625 | #define MASK_STRING OPTION_MASK_STRING | |
626 | #define MASK_UPDATE OPTION_MASK_UPDATE | |
627 | #define MASK_VSX OPTION_MASK_VSX | |
c6d5ff83 | 628 | #define MASK_VSX_TIMODE OPTION_MASK_VSX_TIMODE |
4d967549 MM |
629 | |
630 | #ifndef IN_LIBGCC2 | |
631 | #define MASK_POWERPC64 OPTION_MASK_POWERPC64 | |
632 | #endif | |
633 | ||
634 | #ifdef TARGET_64BIT | |
635 | #define MASK_64BIT OPTION_MASK_64BIT | |
636 | #endif | |
637 | ||
638 | #ifdef TARGET_RELOCATABLE | |
639 | #define MASK_RELOCATABLE OPTION_MASK_RELOCATABLE | |
640 | #endif | |
641 | ||
642 | #ifdef TARGET_LITTLE_ENDIAN | |
643 | #define MASK_LITTLE_ENDIAN OPTION_MASK_LITTLE_ENDIAN | |
644 | #endif | |
645 | ||
646 | #ifdef TARGET_MINIMAL_TOC | |
647 | #define MASK_MINIMAL_TOC OPTION_MASK_MINIMAL_TOC | |
648 | #endif | |
649 | ||
650 | #ifdef TARGET_REGNAMES | |
651 | #define MASK_REGNAMES OPTION_MASK_REGNAMES | |
652 | #endif | |
653 | ||
654 | #ifdef TARGET_PROTOTYPE | |
655 | #define MASK_PROTOTYPE OPTION_MASK_PROTOTYPE | |
656 | #endif | |
657 | ||
7fa14a01 MM |
658 | /* For power systems, we want to enable Altivec and VSX builtins even if the |
659 | user did not use -maltivec or -mvsx to allow the builtins to be used inside | |
660 | of #pragma GCC target or the target attribute to change the code level for a | |
661 | given system. The SPE and Paired builtins are only enabled if you configure | |
662 | the compiler for those builtins, and those machines don't support altivec or | |
663 | VSX. */ | |
664 | ||
665 | #define TARGET_EXTRA_BUILTINS (!TARGET_SPE && !TARGET_PAIRED_FLOAT \ | |
666 | && ((TARGET_POWERPC64 \ | |
c3f8384f | 667 | || TARGET_PPC_GPOPT /* 970/power4 */ \ |
7fa14a01 MM |
668 | || TARGET_POPCNTB /* ISA 2.02 */ \ |
669 | || TARGET_CMPB /* ISA 2.05 */ \ | |
670 | || TARGET_POPCNTD /* ISA 2.06 */ \ | |
671 | || TARGET_ALTIVEC \ | |
f93bc5b3 PB |
672 | || TARGET_VSX \ |
673 | || TARGET_HARD_FLOAT))) | |
7fa14a01 | 674 | |
a7c6c6d6 OH |
675 | /* E500 cores only support plain "sync", not lwsync. */ |
676 | #define TARGET_NO_LWSYNC (rs6000_cpu == PROCESSOR_PPC8540 \ | |
677 | || rs6000_cpu == PROCESSOR_PPC8548) | |
7fa14a01 MM |
678 | |
679 | ||
0609bdf2 MM |
680 | /* Whether SF/DF operations are supported on the E500. */ |
681 | #define TARGET_SF_SPE (TARGET_HARD_FLOAT && TARGET_SINGLE_FLOAT \ | |
682 | && !TARGET_FPRS) | |
683 | ||
684 | #define TARGET_DF_SPE (TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT \ | |
685 | && !TARGET_FPRS && TARGET_E500_DOUBLE) | |
686 | ||
026c3cfd | 687 | /* Whether SF/DF operations are supported by the normal floating point unit |
0609bdf2 MM |
688 | (or the vector/scalar unit). */ |
689 | #define TARGET_SF_FPR (TARGET_HARD_FLOAT && TARGET_FPRS \ | |
690 | && TARGET_SINGLE_FLOAT) | |
691 | ||
692 | #define TARGET_DF_FPR (TARGET_HARD_FLOAT && TARGET_FPRS \ | |
693 | && TARGET_DOUBLE_FLOAT) | |
694 | ||
695 | /* Whether SF/DF operations are supported by any hardware. */ | |
696 | #define TARGET_SF_INSN (TARGET_SF_FPR || TARGET_SF_SPE) | |
697 | #define TARGET_DF_INSN (TARGET_DF_FPR || TARGET_DF_SPE) | |
698 | ||
92902797 MM |
699 | /* Which machine supports the various reciprocal estimate instructions. */ |
700 | #define TARGET_FRES (TARGET_HARD_FLOAT && TARGET_PPC_GFXOPT \ | |
701 | && TARGET_FPRS && TARGET_SINGLE_FLOAT) | |
702 | ||
703 | #define TARGET_FRE (TARGET_HARD_FLOAT && TARGET_FPRS \ | |
704 | && TARGET_DOUBLE_FLOAT \ | |
705 | && (TARGET_POPCNTB || VECTOR_UNIT_VSX_P (DFmode))) | |
706 | ||
707 | #define TARGET_FRSQRTES (TARGET_HARD_FLOAT && TARGET_POPCNTB \ | |
708 | && TARGET_FPRS && TARGET_SINGLE_FLOAT) | |
709 | ||
710 | #define TARGET_FRSQRTE (TARGET_HARD_FLOAT && TARGET_FPRS \ | |
711 | && TARGET_DOUBLE_FLOAT \ | |
712 | && (TARGET_PPC_GFXOPT || VECTOR_UNIT_VSX_P (DFmode))) | |
713 | ||
0299bc72 MM |
714 | /* Conditions to allow TOC fusion for loading/storing integers. */ |
715 | #define TARGET_TOC_FUSION_INT (TARGET_P8_FUSION \ | |
716 | && TARGET_TOC_FUSION \ | |
717 | && (TARGET_CMODEL != CMODEL_SMALL) \ | |
718 | && TARGET_POWERPC64) | |
719 | ||
720 | /* Conditions to allow TOC fusion for loading/storing floating point. */ | |
721 | #define TARGET_TOC_FUSION_FP (TARGET_P9_FUSION \ | |
722 | && TARGET_TOC_FUSION \ | |
723 | && (TARGET_CMODEL != CMODEL_SMALL) \ | |
724 | && TARGET_POWERPC64 \ | |
725 | && TARGET_HARD_FLOAT \ | |
726 | && TARGET_FPRS \ | |
727 | && TARGET_SINGLE_FLOAT \ | |
728 | && TARGET_DOUBLE_FLOAT) | |
729 | ||
92902797 MM |
730 | /* Whether the various reciprocal divide/square root estimate instructions |
731 | exist, and whether we should automatically generate code for the instruction | |
732 | by default. */ | |
733 | #define RS6000_RECIP_MASK_HAVE_RE 0x1 /* have RE instruction. */ | |
734 | #define RS6000_RECIP_MASK_AUTO_RE 0x2 /* generate RE by default. */ | |
735 | #define RS6000_RECIP_MASK_HAVE_RSQRTE 0x4 /* have RSQRTE instruction. */ | |
736 | #define RS6000_RECIP_MASK_AUTO_RSQRTE 0x8 /* gen. RSQRTE by default. */ | |
737 | ||
738 | extern unsigned char rs6000_recip_bits[]; | |
739 | ||
740 | #define RS6000_RECIP_HAVE_RE_P(MODE) \ | |
741 | (rs6000_recip_bits[(int)(MODE)] & RS6000_RECIP_MASK_HAVE_RE) | |
742 | ||
743 | #define RS6000_RECIP_AUTO_RE_P(MODE) \ | |
744 | (rs6000_recip_bits[(int)(MODE)] & RS6000_RECIP_MASK_AUTO_RE) | |
745 | ||
746 | #define RS6000_RECIP_HAVE_RSQRTE_P(MODE) \ | |
747 | (rs6000_recip_bits[(int)(MODE)] & RS6000_RECIP_MASK_HAVE_RSQRTE) | |
748 | ||
749 | #define RS6000_RECIP_AUTO_RSQRTE_P(MODE) \ | |
750 | (rs6000_recip_bits[(int)(MODE)] & RS6000_RECIP_MASK_AUTO_RSQRTE) | |
751 | ||
c5387660 JM |
752 | /* The default CPU for TARGET_OPTION_OVERRIDE. */ |
753 | #define OPTION_TARGET_CPU_DEFAULT TARGET_CPU_DEFAULT | |
f045b2c9 | 754 | |
a5c76ee6 | 755 | /* Target pragma. */ |
c58b209a NB |
756 | #define REGISTER_TARGET_PRAGMAS() do { \ |
757 | c_register_pragma (0, "longcall", rs6000_pragma_longcall); \ | |
fd438373 | 758 | targetm.target_option.pragma_parse = rs6000_pragma_target_parse; \ |
2fab365e | 759 | targetm.resolve_overloaded_builtin = altivec_resolve_overloaded_builtin; \ |
7fa14a01 | 760 | rs6000_target_modify_macros_ptr = rs6000_target_modify_macros; \ |
a5c76ee6 ZW |
761 | } while (0) |
762 | ||
4c4eb375 GK |
763 | /* Target #defines. */ |
764 | #define TARGET_CPU_CPP_BUILTINS() \ | |
765 | rs6000_cpu_cpp_builtins (pfile) | |
647d340d JT |
766 | |
767 | /* This is used by rs6000_cpu_cpp_builtins to indicate the byte order | |
768 | we're compiling for. Some configurations may need to override it. */ | |
769 | #define RS6000_CPU_CPP_ENDIAN_BUILTINS() \ | |
770 | do \ | |
771 | { \ | |
772 | if (BYTES_BIG_ENDIAN) \ | |
773 | { \ | |
774 | builtin_define ("__BIG_ENDIAN__"); \ | |
775 | builtin_define ("_BIG_ENDIAN"); \ | |
776 | builtin_assert ("machine=bigendian"); \ | |
777 | } \ | |
778 | else \ | |
779 | { \ | |
780 | builtin_define ("__LITTLE_ENDIAN__"); \ | |
781 | builtin_define ("_LITTLE_ENDIAN"); \ | |
782 | builtin_assert ("machine=littleendian"); \ | |
783 | } \ | |
784 | } \ | |
785 | while (0) | |
f045b2c9 | 786 | \f |
4c4eb375 | 787 | /* Target machine storage layout. */ |
f045b2c9 | 788 | |
13d39dbc | 789 | /* Define this macro if it is advisable to hold scalars in registers |
c81bebd7 | 790 | in a wider mode than that declared by the program. In such cases, |
ef457bda RK |
791 | the value is constrained to be within the bounds of the declared |
792 | type, but kept valid in the wider mode. The signedness of the | |
793 | extension may differ from that of the type. */ | |
794 | ||
39403d82 DE |
795 | #define PROMOTE_MODE(MODE,UNSIGNEDP,TYPE) \ |
796 | if (GET_MODE_CLASS (MODE) == MODE_INT \ | |
96922e4c | 797 | && GET_MODE_SIZE (MODE) < (TARGET_32BIT ? 4 : 8)) \ |
b78d48dd | 798 | (MODE) = TARGET_32BIT ? SImode : DImode; |
39403d82 | 799 | |
f045b2c9 | 800 | /* Define this if most significant bit is lowest numbered |
82e41834 KH |
801 | in instructions that operate on numbered bit-fields. */ |
802 | /* That is true on RS/6000. */ | |
f045b2c9 RS |
803 | #define BITS_BIG_ENDIAN 1 |
804 | ||
805 | /* Define this if most significant byte of a word is the lowest numbered. */ | |
806 | /* That is true on RS/6000. */ | |
807 | #define BYTES_BIG_ENDIAN 1 | |
808 | ||
809 | /* Define this if most significant word of a multiword number is lowest | |
c81bebd7 | 810 | numbered. |
f045b2c9 RS |
811 | |
812 | For RS/6000 we can decide arbitrarily since there are no machine | |
82e41834 | 813 | instructions for them. Might as well be consistent with bits and bytes. */ |
f045b2c9 RS |
814 | #define WORDS_BIG_ENDIAN 1 |
815 | ||
50751417 AM |
816 | /* This says that for the IBM long double the larger magnitude double |
817 | comes first. It's really a two element double array, and arrays | |
818 | don't index differently between little- and big-endian. */ | |
819 | #define LONG_DOUBLE_LARGE_FIRST 1 | |
820 | ||
2e360ab3 | 821 | #define MAX_BITS_PER_WORD 64 |
f045b2c9 RS |
822 | |
823 | /* Width of a word, in units (bytes). */ | |
c1aa3958 | 824 | #define UNITS_PER_WORD (! TARGET_POWERPC64 ? 4 : 8) |
f34fc46e DE |
825 | #ifdef IN_LIBGCC2 |
826 | #define MIN_UNITS_PER_WORD UNITS_PER_WORD | |
827 | #else | |
ef0e53ce | 828 | #define MIN_UNITS_PER_WORD 4 |
f34fc46e | 829 | #endif |
2e360ab3 | 830 | #define UNITS_PER_FP_WORD 8 |
0ac081f6 | 831 | #define UNITS_PER_ALTIVEC_WORD 16 |
cacf1ca8 | 832 | #define UNITS_PER_VSX_WORD 16 |
a3170dc6 | 833 | #define UNITS_PER_SPE_WORD 8 |
96038623 | 834 | #define UNITS_PER_PAIRED_WORD 8 |
f045b2c9 | 835 | |
915f619f JW |
836 | /* Type used for ptrdiff_t, as a string used in a declaration. */ |
837 | #define PTRDIFF_TYPE "int" | |
838 | ||
058ef853 DE |
839 | /* Type used for size_t, as a string used in a declaration. */ |
840 | #define SIZE_TYPE "long unsigned int" | |
841 | ||
f045b2c9 RS |
842 | /* Type used for wchar_t, as a string used in a declaration. */ |
843 | #define WCHAR_TYPE "short unsigned int" | |
844 | ||
845 | /* Width of wchar_t in bits. */ | |
846 | #define WCHAR_TYPE_SIZE 16 | |
847 | ||
9e654916 RK |
848 | /* A C expression for the size in bits of the type `short' on the |
849 | target machine. If you don't define this, the default is half a | |
850 | word. (If this would be less than one storage unit, it is | |
851 | rounded up to one unit.) */ | |
852 | #define SHORT_TYPE_SIZE 16 | |
853 | ||
854 | /* A C expression for the size in bits of the type `int' on the | |
855 | target machine. If you don't define this, the default is one | |
856 | word. */ | |
19d2d16f | 857 | #define INT_TYPE_SIZE 32 |
9e654916 RK |
858 | |
859 | /* A C expression for the size in bits of the type `long' on the | |
860 | target machine. If you don't define this, the default is one | |
861 | word. */ | |
2f3e5814 | 862 | #define LONG_TYPE_SIZE (TARGET_32BIT ? 32 : 64) |
9e654916 RK |
863 | |
864 | /* A C expression for the size in bits of the type `long long' on the | |
865 | target machine. If you don't define this, the default is two | |
866 | words. */ | |
867 | #define LONG_LONG_TYPE_SIZE 64 | |
868 | ||
9e654916 RK |
869 | /* A C expression for the size in bits of the type `float' on the |
870 | target machine. If you don't define this, the default is one | |
871 | word. */ | |
872 | #define FLOAT_TYPE_SIZE 32 | |
873 | ||
874 | /* A C expression for the size in bits of the type `double' on the | |
875 | target machine. If you don't define this, the default is two | |
876 | words. */ | |
877 | #define DOUBLE_TYPE_SIZE 64 | |
878 | ||
879 | /* A C expression for the size in bits of the type `long double' on | |
880 | the target machine. If you don't define this, the default is two | |
881 | words. */ | |
6fa3f289 | 882 | #define LONG_DOUBLE_TYPE_SIZE rs6000_long_double_type_size |
06f4e019 | 883 | |
5b8f5865 DE |
884 | /* Work around rs6000_long_double_type_size dependency in ada/targtyps.c. */ |
885 | #define WIDEST_HARDWARE_FP_SIZE 64 | |
886 | ||
f045b2c9 RS |
887 | /* Width in bits of a pointer. |
888 | See also the macro `Pmode' defined below. */ | |
cacf1ca8 MM |
889 | extern unsigned rs6000_pointer_size; |
890 | #define POINTER_SIZE rs6000_pointer_size | |
f045b2c9 RS |
891 | |
892 | /* Allocation boundary (in *bits*) for storing arguments in argument list. */ | |
2f3e5814 | 893 | #define PARM_BOUNDARY (TARGET_32BIT ? 32 : 64) |
f045b2c9 RS |
894 | |
895 | /* Boundary (in *bits*) on which stack pointer should be aligned. */ | |
cacf1ca8 MM |
896 | #define STACK_BOUNDARY \ |
897 | ((TARGET_32BIT && !TARGET_ALTIVEC && !TARGET_ALTIVEC_ABI && !TARGET_VSX) \ | |
898 | ? 64 : 128) | |
f045b2c9 RS |
899 | |
900 | /* Allocation boundary (in *bits*) for the code of a function. */ | |
901 | #define FUNCTION_BOUNDARY 32 | |
902 | ||
903 | /* No data type wants to be aligned rounder than this. */ | |
0ac081f6 AH |
904 | #define BIGGEST_ALIGNMENT 128 |
905 | ||
f045b2c9 RS |
906 | /* Alignment of field after `int : 0' in a structure. */ |
907 | #define EMPTY_FIELD_BOUNDARY 32 | |
908 | ||
909 | /* Every structure's size must be a multiple of this. */ | |
910 | #define STRUCTURE_SIZE_BOUNDARY 8 | |
911 | ||
43a88a8c | 912 | /* A bit-field declared as `int' forces `int' alignment for the struct. */ |
f045b2c9 RS |
913 | #define PCC_BITFIELD_TYPE_MATTERS 1 |
914 | ||
69eff9da AM |
915 | enum data_align { align_abi, align_opt, align_both }; |
916 | ||
917 | /* A C expression to compute the alignment for a variables in the | |
918 | local store. TYPE is the data type, and ALIGN is the alignment | |
919 | that the object would ordinarily have. */ | |
920 | #define LOCAL_ALIGNMENT(TYPE, ALIGN) \ | |
921 | rs6000_data_alignment (TYPE, ALIGN, align_both) | |
922 | ||
923 | /* Make strings word-aligned so strcpy from constants will be faster. */ | |
69ef87e2 AH |
924 | #define CONSTANT_ALIGNMENT(EXP, ALIGN) \ |
925 | (TREE_CODE (EXP) == STRING_CST \ | |
153fbec8 | 926 | && (STRICT_ALIGNMENT || !optimize_size) \ |
69ef87e2 AH |
927 | && (ALIGN) < BITS_PER_WORD \ |
928 | ? BITS_PER_WORD \ | |
929 | : (ALIGN)) | |
f045b2c9 | 930 | |
69eff9da AM |
931 | /* Make arrays of chars word-aligned for the same reasons. */ |
932 | #define DATA_ALIGNMENT(TYPE, ALIGN) \ | |
933 | rs6000_data_alignment (TYPE, ALIGN, align_opt) | |
934 | ||
935 | /* Align vectors to 128 bits. Align SPE vectors and E500 v2 doubles to | |
f82f556d | 936 | 64 bits. */ |
69eff9da AM |
937 | #define DATA_ABI_ALIGNMENT(TYPE, ALIGN) \ |
938 | rs6000_data_alignment (TYPE, ALIGN, align_abi) | |
f045b2c9 | 939 | |
a0ab749a | 940 | /* Nonzero if move instructions will actually fail to work |
f045b2c9 | 941 | when given unaligned data. */ |
fdaff8ba | 942 | #define STRICT_ALIGNMENT 0 |
e1565e65 DE |
943 | |
944 | /* Define this macro to be the value 1 if unaligned accesses have a cost | |
945 | many times greater than aligned accesses, for example if they are | |
946 | emulated in a trap handler. */ | |
cacf1ca8 MM |
947 | /* Altivec vector memory instructions simply ignore the low bits; SPE vector |
948 | memory instructions trap on unaligned accesses; VSX memory instructions are | |
949 | aligned to 4 or 8 bytes. */ | |
41543739 GK |
950 | #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) \ |
951 | (STRICT_ALIGNMENT \ | |
2c83faf8 | 952 | || (SCALAR_FLOAT_MODE_NOT_VECTOR_P (MODE) && (ALIGN) < 32) \ |
047b83ff | 953 | || (!TARGET_EFFICIENT_UNALIGNED_VSX \ |
2c83faf8 MM |
954 | && ((VECTOR_MODE_P (MODE) || FLOAT128_VECTOR_P (MODE)) \ |
955 | && (((int)(ALIGN)) < VECTOR_ALIGN (MODE))))) | |
cacf1ca8 | 956 | |
f045b2c9 RS |
957 | \f |
958 | /* Standard register usage. */ | |
959 | ||
960 | /* Number of actual hardware registers. | |
961 | The hardware registers are assigned numbers for the compiler | |
962 | from 0 to just below FIRST_PSEUDO_REGISTER. | |
963 | All registers that the compiler knows about must be given numbers, | |
964 | even those that are not normally considered general registers. | |
965 | ||
966 | RS/6000 has 32 fixed-point registers, 32 floating-point registers, | |
462f7901 SB |
967 | a count register, a link register, and 8 condition register fields, |
968 | which we view here as separate registers. AltiVec adds 32 vector | |
969 | registers and a VRsave register. | |
f045b2c9 RS |
970 | |
971 | In addition, the difference between the frame and argument pointers is | |
972 | a function of the number of registers saved, so we need to have a | |
973 | register for AP that will later be eliminated in favor of SP or FP. | |
802a0058 | 974 | This is a normal register, but it is fixed. |
f045b2c9 | 975 | |
802a0058 MM |
976 | We also create a pseudo register for float/int conversions, that will |
977 | really represent the memory location used. It is represented here as | |
978 | a register, in order to work around problems in allocating stack storage | |
7d5175e1 | 979 | in inline functions. |
802a0058 | 980 | |
7d5175e1 | 981 | Another pseudo (not included in DWARF_FRAME_REGISTERS) is soft frame |
7a5add18 PB |
982 | pointer, which is eventually eliminated in favor of SP or FP. |
983 | ||
984 | The 3 HTM registers aren't also included in DWARF_FRAME_REGISTERS. */ | |
7d5175e1 | 985 | |
23742a9e | 986 | #define FIRST_PSEUDO_REGISTER 149 |
f045b2c9 | 987 | |
d6a7951f | 988 | /* This must be included for pre gcc 3.0 glibc compatibility. */ |
7d5f33bc | 989 | #define PRE_GCC3_DWARF_FRAME_REGISTERS 77 |
62153b61 | 990 | |
23742a9e RAR |
991 | /* True if register is an SPE High register. */ |
992 | #define SPE_HIGH_REGNO_P(N) \ | |
993 | ((N) >= FIRST_SPE_HIGH_REGNO && (N) <= LAST_SPE_HIGH_REGNO) | |
994 | ||
995 | /* SPE high registers added as hard regs. | |
996 | The sfp register and 3 HTM registers | |
997 | aren't included in DWARF_FRAME_REGISTERS. */ | |
998 | #define DWARF_FRAME_REGISTERS (FIRST_PSEUDO_REGISTER - 4) | |
c19de7aa | 999 | |
93c9d1ba AM |
1000 | /* The SPE has an additional 32 synthetic registers, with DWARF debug |
1001 | info numbering for these registers starting at 1200. While eh_frame | |
1002 | register numbering need not be the same as the debug info numbering, | |
23742a9e | 1003 | we choose to number these regs for eh_frame at 1200 too. |
93c9d1ba AM |
1004 | |
1005 | We must map them here to avoid huge unwinder tables mostly consisting | |
f676971a | 1006 | of unused space. */ |
93c9d1ba | 1007 | #define DWARF_REG_TO_UNWIND_COLUMN(r) \ |
23742a9e | 1008 | ((r) >= 1200 ? ((r) - 1200 + (DWARF_FRAME_REGISTERS - 32)) : (r)) |
93c9d1ba | 1009 | |
ed1cf8ff | 1010 | /* Use standard DWARF numbering for DWARF debugging information. */ |
3d36d470 | 1011 | #define DBX_REGISTER_NUMBER(REGNO) rs6000_dbx_register_number ((REGNO), 0) |
ed1cf8ff | 1012 | |
93c9d1ba | 1013 | /* Use gcc hard register numbering for eh_frame. */ |
3d36d470 | 1014 | #define DWARF_FRAME_REGNUM(REGNO) (REGNO) |
41f3a930 | 1015 | |
ed1cf8ff GK |
1016 | /* Map register numbers held in the call frame info that gcc has |
1017 | collected using DWARF_FRAME_REGNUM to those that should be output in | |
3d36d470 UW |
1018 | .debug_frame and .eh_frame. */ |
1019 | #define DWARF2_FRAME_REG_OUT(REGNO, FOR_EH) \ | |
1020 | rs6000_dbx_register_number ((REGNO), (FOR_EH)? 2 : 1) | |
ed1cf8ff | 1021 | |
f045b2c9 RS |
1022 | /* 1 for registers that have pervasive standard uses |
1023 | and are not available for the register allocator. | |
1024 | ||
5dead3e5 DJ |
1025 | On RS/6000, r1 is used for the stack. On Darwin, r2 is available |
1026 | as a local register; for all other OS's r2 is the TOC pointer. | |
f045b2c9 | 1027 | |
a127c4e5 RK |
1028 | On System V implementations, r13 is fixed and not available for use. */ |
1029 | ||
f045b2c9 | 1030 | #define FIXED_REGISTERS \ |
5dead3e5 | 1031 | {0, 1, FIXED_R2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, FIXED_R13, 0, 0, \ |
f045b2c9 RS |
1032 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ |
1033 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1034 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
36bd0c3e | 1035 | 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, \ |
0ac081f6 AH |
1036 | /* AltiVec registers. */ \ |
1037 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1038 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
5f004351 | 1039 | 1, 1 \ |
23742a9e RAR |
1040 | , 1, 1, 1, 1, 1, 1, \ |
1041 | /* SPE High registers. */ \ | |
1042 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \ | |
1043 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \ | |
0ac081f6 | 1044 | } |
f045b2c9 RS |
1045 | |
1046 | /* 1 for registers not available across function calls. | |
1047 | These must include the FIXED_REGISTERS and also any | |
1048 | registers that can be used without being saved. | |
1049 | The latter must include the registers where values are returned | |
1050 | and the register where structure-value addresses are passed. | |
1051 | Aside from that, you can include as many other registers as you like. */ | |
1052 | ||
1053 | #define CALL_USED_REGISTERS \ | |
a127c4e5 | 1054 | {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, FIXED_R13, 0, 0, \ |
f045b2c9 RS |
1055 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ |
1056 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, \ | |
1057 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
0ac081f6 AH |
1058 | 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, \ |
1059 | /* AltiVec registers. */ \ | |
1060 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1061 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
5f004351 | 1062 | 1, 1 \ |
23742a9e RAR |
1063 | , 1, 1, 1, 1, 1, 1, \ |
1064 | /* SPE High registers. */ \ | |
1065 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \ | |
1066 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \ | |
0ac081f6 AH |
1067 | } |
1068 | ||
289e96b2 AH |
1069 | /* Like `CALL_USED_REGISTERS' except this macro doesn't require that |
1070 | the entire set of `FIXED_REGISTERS' be included. | |
1071 | (`CALL_USED_REGISTERS' must be a superset of `FIXED_REGISTERS'). | |
1072 | This macro is optional. If not specified, it defaults to the value | |
1073 | of `CALL_USED_REGISTERS'. */ | |
f676971a | 1074 | |
289e96b2 AH |
1075 | #define CALL_REALLY_USED_REGISTERS \ |
1076 | {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, FIXED_R13, 0, 0, \ | |
1077 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1078 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, \ | |
1079 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1080 | 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, \ | |
1081 | /* AltiVec registers. */ \ | |
1082 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1083 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
5f004351 | 1084 | 0, 0 \ |
23742a9e RAR |
1085 | , 0, 0, 0, 0, 0, 0, \ |
1086 | /* SPE High registers. */ \ | |
1087 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
1088 | 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 \ | |
289e96b2 | 1089 | } |
f045b2c9 | 1090 | |
28bcfd4d | 1091 | #define TOTAL_ALTIVEC_REGS (LAST_ALTIVEC_REGNO - FIRST_ALTIVEC_REGNO + 1) |
9ebbca7d | 1092 | |
d62294f5 | 1093 | #define FIRST_SAVED_ALTIVEC_REGNO (FIRST_ALTIVEC_REGNO+20) |
b427dd7a AM |
1094 | #define FIRST_SAVED_FP_REGNO (14+32) |
1095 | #define FIRST_SAVED_GP_REGNO (FIXED_R13 ? 14 : 13) | |
d62294f5 | 1096 | |
f045b2c9 RS |
1097 | /* List the order in which to allocate registers. Each register must be |
1098 | listed once, even those in FIXED_REGISTERS. | |
1099 | ||
1100 | We allocate in the following order: | |
1101 | fp0 (not saved or used for anything) | |
1102 | fp13 - fp2 (not saved; incoming fp arg registers) | |
1103 | fp1 (not saved; return value) | |
9390387d | 1104 | fp31 - fp14 (saved; order given to save least number) |
36bd0c3e SB |
1105 | cr7, cr5 (not saved or special) |
1106 | cr6 (not saved, but used for vector operations) | |
5accd822 | 1107 | cr1 (not saved, but used for FP operations) |
f045b2c9 | 1108 | cr0 (not saved, but used for arithmetic operations) |
5accd822 | 1109 | cr4, cr3, cr2 (saved) |
f045b2c9 | 1110 | r9 (not saved; best for TImode) |
d44b26bd | 1111 | r10, r8-r4 (not saved; highest first for less conflict with params) |
9390387d | 1112 | r3 (not saved; return value register) |
d44b26bd AM |
1113 | r11 (not saved; later alloc to help shrink-wrap) |
1114 | r0 (not saved; cannot be base reg) | |
f045b2c9 RS |
1115 | r31 - r13 (saved; order given to save least number) |
1116 | r12 (not saved; if used for DImode or DFmode would use r13) | |
f045b2c9 RS |
1117 | ctr (not saved; when we have the choice ctr is better) |
1118 | lr (saved) | |
36bd0c3e | 1119 | r1, r2, ap, ca (fixed) |
9390387d AM |
1120 | v0 - v1 (not saved or used for anything) |
1121 | v13 - v3 (not saved; incoming vector arg registers) | |
1122 | v2 (not saved; incoming vector arg reg; return value) | |
1123 | v19 - v14 (not saved or used for anything) | |
1124 | v31 - v20 (saved; order given to save least number) | |
1125 | vrsave, vscr (fixed) | |
a3170dc6 | 1126 | spe_acc, spefscr (fixed) |
7d5175e1 | 1127 | sfp (fixed) |
0258b6e4 PB |
1128 | tfhar (fixed) |
1129 | tfiar (fixed) | |
1130 | texasr (fixed) | |
0ac081f6 | 1131 | */ |
f676971a | 1132 | |
6b13641d DJ |
1133 | #if FIXED_R2 == 1 |
1134 | #define MAYBE_R2_AVAILABLE | |
1135 | #define MAYBE_R2_FIXED 2, | |
1136 | #else | |
1137 | #define MAYBE_R2_AVAILABLE 2, | |
1138 | #define MAYBE_R2_FIXED | |
1139 | #endif | |
f045b2c9 | 1140 | |
d44b26bd AM |
1141 | #if FIXED_R13 == 1 |
1142 | #define EARLY_R12 12, | |
1143 | #define LATE_R12 | |
1144 | #else | |
1145 | #define EARLY_R12 | |
1146 | #define LATE_R12 12, | |
1147 | #endif | |
1148 | ||
9390387d AM |
1149 | #define REG_ALLOC_ORDER \ |
1150 | {32, \ | |
f62511da MM |
1151 | /* move fr13 (ie 45) later, so if we need TFmode, it does */ \ |
1152 | /* not use fr14 which is a saved register. */ \ | |
1153 | 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 45, \ | |
9390387d AM |
1154 | 33, \ |
1155 | 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, \ | |
1156 | 50, 49, 48, 47, 46, \ | |
36bd0c3e | 1157 | 75, 73, 74, 69, 68, 72, 71, 70, \ |
d44b26bd AM |
1158 | MAYBE_R2_AVAILABLE \ |
1159 | 9, 10, 8, 7, 6, 5, 4, \ | |
1160 | 3, EARLY_R12 11, 0, \ | |
9390387d | 1161 | 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, \ |
d44b26bd | 1162 | 18, 17, 16, 15, 14, 13, LATE_R12 \ |
462f7901 | 1163 | 66, 65, \ |
36bd0c3e | 1164 | 1, MAYBE_R2_FIXED 67, 76, \ |
9390387d AM |
1165 | /* AltiVec registers. */ \ |
1166 | 77, 78, \ | |
1167 | 90, 89, 88, 87, 86, 85, 84, 83, 82, 81, 80, \ | |
1168 | 79, \ | |
1169 | 96, 95, 94, 93, 92, 91, \ | |
1170 | 108, 107, 106, 105, 104, 103, 102, 101, 100, 99, 98, 97, \ | |
1171 | 109, 110, \ | |
23742a9e RAR |
1172 | 111, 112, 113, 114, 115, 116, \ |
1173 | 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, \ | |
1174 | 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, \ | |
1175 | 141, 142, 143, 144, 145, 146, 147, 148 \ | |
0ac081f6 | 1176 | } |
f045b2c9 RS |
1177 | |
1178 | /* True if register is floating-point. */ | |
1179 | #define FP_REGNO_P(N) ((N) >= 32 && (N) <= 63) | |
1180 | ||
1181 | /* True if register is a condition register. */ | |
1de43f85 | 1182 | #define CR_REGNO_P(N) ((N) >= CR0_REGNO && (N) <= CR7_REGNO) |
f045b2c9 | 1183 | |
815cdc52 | 1184 | /* True if register is a condition register, but not cr0. */ |
1de43f85 | 1185 | #define CR_REGNO_NOT_CR0_P(N) ((N) >= CR1_REGNO && (N) <= CR7_REGNO) |
815cdc52 | 1186 | |
f045b2c9 | 1187 | /* True if register is an integer register. */ |
7d5175e1 JJ |
1188 | #define INT_REGNO_P(N) \ |
1189 | ((N) <= 31 || (N) == ARG_POINTER_REGNUM || (N) == FRAME_POINTER_REGNUM) | |
f045b2c9 | 1190 | |
a3170dc6 AH |
1191 | /* SPE SIMD registers are just the GPRs. */ |
1192 | #define SPE_SIMD_REGNO_P(N) ((N) <= 31) | |
1193 | ||
96038623 DE |
1194 | /* PAIRED SIMD registers are just the FPRs. */ |
1195 | #define PAIRED_SIMD_REGNO_P(N) ((N) >= 32 && (N) <= 63) | |
1196 | ||
f6b5d695 SB |
1197 | /* True if register is the CA register. */ |
1198 | #define CA_REGNO_P(N) ((N) == CA_REGNO) | |
802a0058 | 1199 | |
0ac081f6 AH |
1200 | /* True if register is an AltiVec register. */ |
1201 | #define ALTIVEC_REGNO_P(N) ((N) >= FIRST_ALTIVEC_REGNO && (N) <= LAST_ALTIVEC_REGNO) | |
1202 | ||
cacf1ca8 MM |
1203 | /* True if register is a VSX register. */ |
1204 | #define VSX_REGNO_P(N) (FP_REGNO_P (N) || ALTIVEC_REGNO_P (N)) | |
1205 | ||
1206 | /* Alternate name for any vector register supporting floating point, no matter | |
1207 | which instruction set(s) are available. */ | |
1208 | #define VFLOAT_REGNO_P(N) \ | |
1209 | (ALTIVEC_REGNO_P (N) || (TARGET_VSX && FP_REGNO_P (N))) | |
1210 | ||
1211 | /* Alternate name for any vector register supporting integer, no matter which | |
1212 | instruction set(s) are available. */ | |
1213 | #define VINT_REGNO_P(N) ALTIVEC_REGNO_P (N) | |
1214 | ||
1215 | /* Alternate name for any vector register supporting logical operations, no | |
dd7a40e1 MM |
1216 | matter which instruction set(s) are available. Allow GPRs as well as the |
1217 | vector registers. */ | |
f62511da | 1218 | #define VLOGICAL_REGNO_P(N) \ |
dd7a40e1 MM |
1219 | (INT_REGNO_P (N) || ALTIVEC_REGNO_P (N) \ |
1220 | || (TARGET_VSX && FP_REGNO_P (N))) \ | |
cacf1ca8 | 1221 | |
f045b2c9 | 1222 | /* Return number of consecutive hard regs needed starting at reg REGNO |
d8ecbcdb AH |
1223 | to hold something of mode MODE. */ |
1224 | ||
cacf1ca8 | 1225 | #define HARD_REGNO_NREGS(REGNO, MODE) rs6000_hard_regno_nregs[(MODE)][(REGNO)] |
0e67400a | 1226 | |
79eefb0d | 1227 | /* When setting up caller-save slots (MODE == VOIDmode) ensure we allocate |
5ec6aff2 MM |
1228 | enough space to account for vectors in FP regs. However, TFmode/TDmode |
1229 | should not use VSX instructions to do a caller save. */ | |
dbcc9f08 MM |
1230 | #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \ |
1231 | (TARGET_VSX \ | |
1232 | && ((MODE) == VOIDmode || ALTIVEC_OR_VSX_VECTOR_MODE (MODE)) \ | |
5ec6aff2 MM |
1233 | && FP_REGNO_P (REGNO) \ |
1234 | ? V2DFmode \ | |
bbdb5098 | 1235 | : TARGET_E500_DOUBLE && ((MODE) == VOIDmode || (MODE) == DFmode) \ |
5ec6aff2 | 1236 | ? DFmode \ |
2c83faf8 | 1237 | : !TARGET_E500_DOUBLE && FLOAT128_IBM_P (MODE) && FP_REGNO_P (REGNO) \ |
bbdb5098 MR |
1238 | ? DFmode \ |
1239 | : !TARGET_E500_DOUBLE && (MODE) == TDmode && FP_REGNO_P (REGNO) \ | |
5ec6aff2 | 1240 | ? DImode \ |
79eefb0d PH |
1241 | : choose_hard_reg_mode ((REGNO), (NREGS), false)) |
1242 | ||
3fc841c8 MM |
1243 | #define HARD_REGNO_CALL_PART_CLOBBERED(REGNO, MODE) \ |
1244 | (((TARGET_32BIT && TARGET_POWERPC64 \ | |
1245 | && (GET_MODE_SIZE (MODE) > 4) \ | |
1246 | && INT_REGNO_P (REGNO)) ? 1 : 0) \ | |
1247 | || (TARGET_VSX && FP_REGNO_P (REGNO) \ | |
2c83faf8 | 1248 | && GET_MODE_SIZE (MODE) > 8 && !FLOAT128_2REG_P (MODE))) |
f045b2c9 | 1249 | |
cacf1ca8 MM |
1250 | #define VSX_VECTOR_MODE(MODE) \ |
1251 | ((MODE) == V4SFmode \ | |
1252 | || (MODE) == V2DFmode) \ | |
1253 | ||
bdb60a10 MM |
1254 | /* Note KFmode and possibly TFmode (i.e. IEEE 128-bit floating point) are not |
1255 | really a vector, but we want to treat it as a vector for moves, and | |
1256 | such. */ | |
1257 | ||
1258 | #define ALTIVEC_VECTOR_MODE(MODE) \ | |
1259 | ((MODE) == V16QImode \ | |
1260 | || (MODE) == V8HImode \ | |
1261 | || (MODE) == V4SFmode \ | |
1262 | || (MODE) == V4SImode \ | |
1263 | || FLOAT128_VECTOR_P (MODE)) | |
0ac081f6 | 1264 | |
dbcc9f08 MM |
1265 | #define ALTIVEC_OR_VSX_VECTOR_MODE(MODE) \ |
1266 | (ALTIVEC_VECTOR_MODE (MODE) || VSX_VECTOR_MODE (MODE) \ | |
a16a872d | 1267 | || (MODE) == V2DImode || (MODE) == V1TImode) |
dbcc9f08 | 1268 | |
a3170dc6 AH |
1269 | #define SPE_VECTOR_MODE(MODE) \ |
1270 | ((MODE) == V4HImode \ | |
1271 | || (MODE) == V2SFmode \ | |
00a892b8 | 1272 | || (MODE) == V1DImode \ |
a3170dc6 AH |
1273 | || (MODE) == V2SImode) |
1274 | ||
96038623 DE |
1275 | #define PAIRED_VECTOR_MODE(MODE) \ |
1276 | ((MODE) == V2SFmode) | |
1277 | ||
0d1fbc8c AH |
1278 | /* Value is TRUE if hard register REGNO can hold a value of |
1279 | machine-mode MODE. */ | |
1280 | #define HARD_REGNO_MODE_OK(REGNO, MODE) \ | |
1281 | rs6000_hard_regno_mode_ok_p[(int)(MODE)][REGNO] | |
f045b2c9 RS |
1282 | |
1283 | /* Value is 1 if it is a good idea to tie two pseudo registers | |
1284 | when one has mode MODE1 and one has mode MODE2. | |
1285 | If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2, | |
f161bfd3 MM |
1286 | for any hard reg, then this must be 0 for correct output. |
1287 | ||
1288 | PTImode cannot tie with other modes because PTImode is restricted to even | |
1289 | GPR registers, and TImode can go in any GPR as well as VSX registers (PR | |
bdb60a10 MM |
1290 | 57744). |
1291 | ||
1292 | Altivec/VSX vector tests were moved ahead of scalar float mode, so that IEEE | |
1293 | 128-bit floating point on VSX systems ties with other vectors. */ | |
f62511da | 1294 | #define MODES_TIEABLE_P(MODE1, MODE2) \ |
f161bfd3 MM |
1295 | ((MODE1) == PTImode \ |
1296 | ? (MODE2) == PTImode \ | |
1297 | : (MODE2) == PTImode \ | |
1298 | ? 0 \ | |
bdb60a10 MM |
1299 | : ALTIVEC_OR_VSX_VECTOR_MODE (MODE1) \ |
1300 | ? ALTIVEC_OR_VSX_VECTOR_MODE (MODE2) \ | |
1301 | : ALTIVEC_OR_VSX_VECTOR_MODE (MODE2) \ | |
1302 | ? 0 \ | |
f161bfd3 | 1303 | : SCALAR_FLOAT_MODE_P (MODE1) \ |
ebb109ad BE |
1304 | ? SCALAR_FLOAT_MODE_P (MODE2) \ |
1305 | : SCALAR_FLOAT_MODE_P (MODE2) \ | |
f161bfd3 | 1306 | ? 0 \ |
f045b2c9 RS |
1307 | : GET_MODE_CLASS (MODE1) == MODE_CC \ |
1308 | ? GET_MODE_CLASS (MODE2) == MODE_CC \ | |
1309 | : GET_MODE_CLASS (MODE2) == MODE_CC \ | |
f161bfd3 | 1310 | ? 0 \ |
4dcc01f3 AH |
1311 | : SPE_VECTOR_MODE (MODE1) \ |
1312 | ? SPE_VECTOR_MODE (MODE2) \ | |
1313 | : SPE_VECTOR_MODE (MODE2) \ | |
f161bfd3 | 1314 | ? 0 \ |
f045b2c9 RS |
1315 | : 1) |
1316 | ||
c8ae788f SB |
1317 | /* Post-reload, we can't use any new AltiVec registers, as we already |
1318 | emitted the vrsave mask. */ | |
1319 | ||
1320 | #define HARD_REGNO_RENAME_OK(SRC, DST) \ | |
6fb5fa3c | 1321 | (! ALTIVEC_REGNO_P (DST) || df_regs_ever_live_p (DST)) |
c8ae788f | 1322 | |
f045b2c9 RS |
1323 | /* Specify the cost of a branch insn; roughly the number of extra insns that |
1324 | should be added to avoid a branch. | |
1325 | ||
ef457bda | 1326 | Set this to 3 on the RS/6000 since that is roughly the average cost of an |
f045b2c9 RS |
1327 | unscheduled conditional branch. */ |
1328 | ||
3a4fd356 | 1329 | #define BRANCH_COST(speed_p, predictable_p) 3 |
f045b2c9 | 1330 | |
85e50b6b | 1331 | /* Override BRANCH_COST heuristic which empirically produces worse |
b8610a53 | 1332 | performance for removing short circuiting from the logical ops. */ |
85e50b6b | 1333 | |
b8610a53 | 1334 | #define LOGICAL_OP_NON_SHORT_CIRCUIT 0 |
a3170dc6 | 1335 | |
52ff33d0 NF |
1336 | /* A fixed register used at epilogue generation to address SPE registers |
1337 | with negative offsets. The 64-bit load/store instructions on the SPE | |
1338 | only take positive offsets (and small ones at that), so we need to | |
1339 | reserve a register for consing up negative offsets. */ | |
a3170dc6 | 1340 | |
52ff33d0 | 1341 | #define FIXED_SCRATCH 0 |
a3170dc6 | 1342 | |
f045b2c9 RS |
1343 | /* Specify the registers used for certain standard purposes. |
1344 | The values of these macros are register numbers. */ | |
1345 | ||
1346 | /* RS/6000 pc isn't overloaded on a register that the compiler knows about. */ | |
1347 | /* #define PC_REGNUM */ | |
1348 | ||
1349 | /* Register to use for pushing function arguments. */ | |
1350 | #define STACK_POINTER_REGNUM 1 | |
1351 | ||
1352 | /* Base register for access to local variables of the function. */ | |
7d5175e1 JJ |
1353 | #define HARD_FRAME_POINTER_REGNUM 31 |
1354 | ||
1355 | /* Base register for access to local variables of the function. */ | |
1356 | #define FRAME_POINTER_REGNUM 113 | |
f045b2c9 | 1357 | |
f045b2c9 RS |
1358 | /* Base register for access to arguments of the function. */ |
1359 | #define ARG_POINTER_REGNUM 67 | |
1360 | ||
1361 | /* Place to put static chain when calling a function that requires it. */ | |
1362 | #define STATIC_CHAIN_REGNUM 11 | |
1363 | ||
f045b2c9 RS |
1364 | \f |
1365 | /* Define the classes of registers for register constraints in the | |
1366 | machine description. Also define ranges of constants. | |
1367 | ||
1368 | One of the classes must always be named ALL_REGS and include all hard regs. | |
1369 | If there is more than one class, another class must be named NO_REGS | |
1370 | and contain no registers. | |
1371 | ||
1372 | The name GENERAL_REGS must be the name of a class (or an alias for | |
1373 | another name such as ALL_REGS). This is the class of registers | |
1374 | that is allowed by "g" or "r" in a register constraint. | |
1375 | Also, registers outside this class are allocated only when | |
1376 | instructions express preferences for them. | |
1377 | ||
1378 | The classes must be numbered in nondecreasing order; that is, | |
1379 | a larger-numbered class must never be contained completely | |
1380 | in a smaller-numbered class. | |
1381 | ||
1382 | For any two classes, it is very desirable that there be another | |
1383 | class that represents their union. */ | |
c81bebd7 | 1384 | |
cacf1ca8 | 1385 | /* The RS/6000 has three types of registers, fixed-point, floating-point, and |
462f7901 | 1386 | condition registers, plus three special registers, CTR, and the link |
cacf1ca8 MM |
1387 | register. AltiVec adds a vector register class. VSX registers overlap the |
1388 | FPR registers and the Altivec registers. | |
f045b2c9 RS |
1389 | |
1390 | However, r0 is special in that it cannot be used as a base register. | |
1391 | So make a class for registers valid as base registers. | |
1392 | ||
1393 | Also, cr0 is the only condition code register that can be used in | |
0d86f538 | 1394 | arithmetic insns, so make a separate class for it. */ |
f045b2c9 | 1395 | |
ebedb4dd MM |
1396 | enum reg_class |
1397 | { | |
1398 | NO_REGS, | |
ebedb4dd MM |
1399 | BASE_REGS, |
1400 | GENERAL_REGS, | |
1401 | FLOAT_REGS, | |
0ac081f6 | 1402 | ALTIVEC_REGS, |
8beb65e3 | 1403 | VSX_REGS, |
0ac081f6 | 1404 | VRSAVE_REGS, |
5f004351 | 1405 | VSCR_REGS, |
a3170dc6 AH |
1406 | SPE_ACC_REGS, |
1407 | SPEFSCR_REGS, | |
0258b6e4 | 1408 | SPR_REGS, |
ebedb4dd | 1409 | NON_SPECIAL_REGS, |
ebedb4dd MM |
1410 | LINK_REGS, |
1411 | CTR_REGS, | |
1412 | LINK_OR_CTR_REGS, | |
1413 | SPECIAL_REGS, | |
1414 | SPEC_OR_GEN_REGS, | |
1415 | CR0_REGS, | |
ebedb4dd MM |
1416 | CR_REGS, |
1417 | NON_FLOAT_REGS, | |
f6b5d695 | 1418 | CA_REGS, |
23742a9e | 1419 | SPE_HIGH_REGS, |
ebedb4dd MM |
1420 | ALL_REGS, |
1421 | LIM_REG_CLASSES | |
1422 | }; | |
f045b2c9 RS |
1423 | |
1424 | #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
1425 | ||
82e41834 | 1426 | /* Give names of register classes as strings for dump file. */ |
f045b2c9 | 1427 | |
ebedb4dd MM |
1428 | #define REG_CLASS_NAMES \ |
1429 | { \ | |
1430 | "NO_REGS", \ | |
ebedb4dd MM |
1431 | "BASE_REGS", \ |
1432 | "GENERAL_REGS", \ | |
1433 | "FLOAT_REGS", \ | |
0ac081f6 | 1434 | "ALTIVEC_REGS", \ |
8beb65e3 | 1435 | "VSX_REGS", \ |
0ac081f6 | 1436 | "VRSAVE_REGS", \ |
5f004351 | 1437 | "VSCR_REGS", \ |
a3170dc6 AH |
1438 | "SPE_ACC_REGS", \ |
1439 | "SPEFSCR_REGS", \ | |
0258b6e4 | 1440 | "SPR_REGS", \ |
ebedb4dd | 1441 | "NON_SPECIAL_REGS", \ |
ebedb4dd MM |
1442 | "LINK_REGS", \ |
1443 | "CTR_REGS", \ | |
1444 | "LINK_OR_CTR_REGS", \ | |
1445 | "SPECIAL_REGS", \ | |
1446 | "SPEC_OR_GEN_REGS", \ | |
1447 | "CR0_REGS", \ | |
ebedb4dd MM |
1448 | "CR_REGS", \ |
1449 | "NON_FLOAT_REGS", \ | |
f6b5d695 | 1450 | "CA_REGS", \ |
23742a9e | 1451 | "SPE_HIGH_REGS", \ |
ebedb4dd MM |
1452 | "ALL_REGS" \ |
1453 | } | |
f045b2c9 RS |
1454 | |
1455 | /* Define which registers fit in which classes. | |
1456 | This is an initializer for a vector of HARD_REG_SET | |
1457 | of length N_REG_CLASSES. */ | |
1458 | ||
23742a9e RAR |
1459 | #define REG_CLASS_CONTENTS \ |
1460 | { \ | |
1461 | /* NO_REGS. */ \ | |
1462 | { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, \ | |
1463 | /* BASE_REGS. */ \ | |
1464 | { 0xfffffffe, 0x00000000, 0x00000008, 0x00020000, 0x00000000 }, \ | |
1465 | /* GENERAL_REGS. */ \ | |
1466 | { 0xffffffff, 0x00000000, 0x00000008, 0x00020000, 0x00000000 }, \ | |
1467 | /* FLOAT_REGS. */ \ | |
1468 | { 0x00000000, 0xffffffff, 0x00000000, 0x00000000, 0x00000000 }, \ | |
1469 | /* ALTIVEC_REGS. */ \ | |
1470 | { 0x00000000, 0x00000000, 0xffffe000, 0x00001fff, 0x00000000 }, \ | |
1471 | /* VSX_REGS. */ \ | |
1472 | { 0x00000000, 0xffffffff, 0xffffe000, 0x00001fff, 0x00000000 }, \ | |
1473 | /* VRSAVE_REGS. */ \ | |
1474 | { 0x00000000, 0x00000000, 0x00000000, 0x00002000, 0x00000000 }, \ | |
1475 | /* VSCR_REGS. */ \ | |
1476 | { 0x00000000, 0x00000000, 0x00000000, 0x00004000, 0x00000000 }, \ | |
1477 | /* SPE_ACC_REGS. */ \ | |
1478 | { 0x00000000, 0x00000000, 0x00000000, 0x00008000, 0x00000000 }, \ | |
1479 | /* SPEFSCR_REGS. */ \ | |
1480 | { 0x00000000, 0x00000000, 0x00000000, 0x00010000, 0x00000000 }, \ | |
1481 | /* SPR_REGS. */ \ | |
1482 | { 0x00000000, 0x00000000, 0x00000000, 0x00040000, 0x00000000 }, \ | |
1483 | /* NON_SPECIAL_REGS. */ \ | |
1484 | { 0xffffffff, 0xffffffff, 0x00000008, 0x00020000, 0x00000000 }, \ | |
1485 | /* LINK_REGS. */ \ | |
1486 | { 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000 }, \ | |
1487 | /* CTR_REGS. */ \ | |
1488 | { 0x00000000, 0x00000000, 0x00000004, 0x00000000, 0x00000000 }, \ | |
1489 | /* LINK_OR_CTR_REGS. */ \ | |
1490 | { 0x00000000, 0x00000000, 0x00000006, 0x00000000, 0x00000000 }, \ | |
1491 | /* SPECIAL_REGS. */ \ | |
1492 | { 0x00000000, 0x00000000, 0x00000006, 0x00002000, 0x00000000 }, \ | |
1493 | /* SPEC_OR_GEN_REGS. */ \ | |
1494 | { 0xffffffff, 0x00000000, 0x0000000e, 0x00022000, 0x00000000 }, \ | |
1495 | /* CR0_REGS. */ \ | |
1496 | { 0x00000000, 0x00000000, 0x00000010, 0x00000000, 0x00000000 }, \ | |
1497 | /* CR_REGS. */ \ | |
1498 | { 0x00000000, 0x00000000, 0x00000ff0, 0x00000000, 0x00000000 }, \ | |
1499 | /* NON_FLOAT_REGS. */ \ | |
1500 | { 0xffffffff, 0x00000000, 0x00000ffe, 0x00020000, 0x00000000 }, \ | |
1501 | /* CA_REGS. */ \ | |
1502 | { 0x00000000, 0x00000000, 0x00001000, 0x00000000, 0x00000000 }, \ | |
1503 | /* SPE_HIGH_REGS. */ \ | |
1504 | { 0x00000000, 0x00000000, 0x00000000, 0xffe00000, 0x001fffff }, \ | |
1505 | /* ALL_REGS. */ \ | |
1506 | { 0xffffffff, 0xffffffff, 0xfffffffe, 0xffe7ffff, 0x001fffff } \ | |
ebedb4dd | 1507 | } |
f045b2c9 RS |
1508 | |
1509 | /* The same information, inverted: | |
1510 | Return the class number of the smallest class containing | |
1511 | reg number REGNO. This could be a conditional expression | |
1512 | or could index an array. */ | |
1513 | ||
cacf1ca8 MM |
1514 | extern enum reg_class rs6000_regno_regclass[FIRST_PSEUDO_REGISTER]; |
1515 | ||
cacf1ca8 | 1516 | #define REGNO_REG_CLASS(REGNO) \ |
e28c2052 | 1517 | (gcc_checking_assert (IN_RANGE ((REGNO), 0, FIRST_PSEUDO_REGISTER-1)),\ |
cacf1ca8 MM |
1518 | rs6000_regno_regclass[(REGNO)]) |
1519 | ||
a72c65c7 MM |
1520 | /* Register classes for various constraints that are based on the target |
1521 | switches. */ | |
1522 | enum r6000_reg_class_enum { | |
1523 | RS6000_CONSTRAINT_d, /* fpr registers for double values */ | |
1524 | RS6000_CONSTRAINT_f, /* fpr registers for single values */ | |
1525 | RS6000_CONSTRAINT_v, /* Altivec registers */ | |
1526 | RS6000_CONSTRAINT_wa, /* Any VSX register */ | |
d5906efc | 1527 | RS6000_CONSTRAINT_wb, /* Altivec register if ISA 3.0 vector. */ |
a72c65c7 | 1528 | RS6000_CONSTRAINT_wd, /* VSX register for V2DF */ |
dd551aa1 | 1529 | RS6000_CONSTRAINT_we, /* VSX register if ISA 3.0 vector. */ |
a72c65c7 | 1530 | RS6000_CONSTRAINT_wf, /* VSX register for V4SF */ |
5e8586d7 | 1531 | RS6000_CONSTRAINT_wg, /* FPR register for -mmfpgpr */ |
59f5868d MM |
1532 | RS6000_CONSTRAINT_wh, /* FPR register for direct moves. */ |
1533 | RS6000_CONSTRAINT_wi, /* FPR/VSX register to hold DImode */ | |
1534 | RS6000_CONSTRAINT_wj, /* FPR/VSX register for DImode direct moves. */ | |
1535 | RS6000_CONSTRAINT_wk, /* FPR/VSX register for DFmode direct moves. */ | |
c6d5ff83 | 1536 | RS6000_CONSTRAINT_wl, /* FPR register for LFIWAX */ |
f62511da | 1537 | RS6000_CONSTRAINT_wm, /* VSX register for direct move */ |
4e8a3a35 | 1538 | RS6000_CONSTRAINT_wo, /* VSX register for power9 vector. */ |
c477a667 MM |
1539 | RS6000_CONSTRAINT_wp, /* VSX reg for IEEE 128-bit fp TFmode. */ |
1540 | RS6000_CONSTRAINT_wq, /* VSX reg for IEEE 128-bit fp KFmode. */ | |
f62511da | 1541 | RS6000_CONSTRAINT_wr, /* GPR register if 64-bit */ |
a72c65c7 | 1542 | RS6000_CONSTRAINT_ws, /* VSX register for DF */ |
c6d5ff83 | 1543 | RS6000_CONSTRAINT_wt, /* VSX register for TImode */ |
5e8586d7 MM |
1544 | RS6000_CONSTRAINT_wu, /* Altivec register for float load/stores. */ |
1545 | RS6000_CONSTRAINT_wv, /* Altivec register for double load/stores. */ | |
1546 | RS6000_CONSTRAINT_ww, /* FP or VSX register for vsx float ops. */ | |
c6d5ff83 | 1547 | RS6000_CONSTRAINT_wx, /* FPR register for STFIWX */ |
5e8586d7 | 1548 | RS6000_CONSTRAINT_wy, /* VSX register for SF */ |
c6d5ff83 | 1549 | RS6000_CONSTRAINT_wz, /* FPR register for LFIWZX */ |
a72c65c7 MM |
1550 | RS6000_CONSTRAINT_MAX |
1551 | }; | |
1552 | ||
1553 | extern enum reg_class rs6000_constraints[RS6000_CONSTRAINT_MAX]; | |
f045b2c9 RS |
1554 | |
1555 | /* The class value for index registers, and the one for base regs. */ | |
1556 | #define INDEX_REG_CLASS GENERAL_REGS | |
1557 | #define BASE_REG_CLASS BASE_REGS | |
1558 | ||
cacf1ca8 MM |
1559 | /* Return whether a given register class can hold VSX objects. */ |
1560 | #define VSX_REG_CLASS_P(CLASS) \ | |
1561 | ((CLASS) == VSX_REGS || (CLASS) == FLOAT_REGS || (CLASS) == ALTIVEC_REGS) | |
1562 | ||
59f5868d MM |
1563 | /* Return whether a given register class targets general purpose registers. */ |
1564 | #define GPR_REG_CLASS_P(CLASS) ((CLASS) == GENERAL_REGS || (CLASS) == BASE_REGS) | |
1565 | ||
f045b2c9 RS |
1566 | /* Given an rtx X being reloaded into a reg required to be |
1567 | in class CLASS, return the class of reg to actually use. | |
1568 | In general this is just CLASS; but on some machines | |
c81bebd7 | 1569 | in some cases it is preferable to use a more restrictive class. |
f045b2c9 RS |
1570 | |
1571 | On the RS/6000, we have to return NO_REGS when we want to reload a | |
f676971a | 1572 | floating-point CONST_DOUBLE to force it to be copied to memory. |
1e66d555 GK |
1573 | |
1574 | We also don't want to reload integer values into floating-point | |
1575 | registers if we can at all help it. In fact, this can | |
37409796 | 1576 | cause reload to die, if it tries to generate a reload of CTR |
1e66d555 GK |
1577 | into a FP register and discovers it doesn't have the memory location |
1578 | required. | |
1579 | ||
1580 | ??? Would it be a good idea to have reload do the converse, that is | |
1581 | try to reload floating modes into FP registers if possible? | |
1582 | */ | |
f045b2c9 | 1583 | |
802a0058 | 1584 | #define PREFERRED_RELOAD_CLASS(X,CLASS) \ |
8beb65e3 | 1585 | rs6000_preferred_reload_class_ptr (X, CLASS) |
c81bebd7 | 1586 | |
f045b2c9 RS |
1587 | /* Return the register class of a scratch register needed to copy IN into |
1588 | or out of a register in CLASS in MODE. If it can be done directly, | |
1589 | NO_REGS is returned. */ | |
1590 | ||
1591 | #define SECONDARY_RELOAD_CLASS(CLASS,MODE,IN) \ | |
8beb65e3 | 1592 | rs6000_secondary_reload_class_ptr (CLASS, MODE, IN) |
f045b2c9 | 1593 | |
0ac081f6 | 1594 | /* If we are copying between FP or AltiVec registers and anything |
44cd321e PS |
1595 | else, we need a memory location. The exception is when we are |
1596 | targeting ppc64 and the move to/from fpr to gpr instructions | |
1597 | are available.*/ | |
1598 | ||
1599 | #define SECONDARY_MEMORY_NEEDED(CLASS1,CLASS2,MODE) \ | |
8beb65e3 | 1600 | rs6000_secondary_memory_needed_ptr (CLASS1, CLASS2, MODE) |
7ea555a4 | 1601 | |
e41b2a33 PB |
1602 | /* For cpus that cannot load/store SDmode values from the 64-bit |
1603 | FP registers without using a full 64-bit load/store, we need | |
1604 | to allocate a full 64-bit stack slot for them. */ | |
1605 | ||
1606 | #define SECONDARY_MEMORY_NEEDED_RTX(MODE) \ | |
1607 | rs6000_secondary_memory_needed_rtx (MODE) | |
1608 | ||
01b1efaa VM |
1609 | /* Specify the mode to be used for memory when a secondary memory |
1610 | location is needed. For cpus that cannot load/store SDmode values | |
1611 | from the 64-bit FP registers without using a full 64-bit | |
1612 | load/store, we need a wider mode. */ | |
1613 | #define SECONDARY_MEMORY_NEEDED_MODE(MODE) \ | |
1614 | rs6000_secondary_memory_needed_mode (MODE) | |
1615 | ||
f045b2c9 RS |
1616 | /* Return the maximum number of consecutive registers |
1617 | needed to represent mode MODE in a register of class CLASS. | |
1618 | ||
cacf1ca8 MM |
1619 | On RS/6000, this is the size of MODE in words, except in the FP regs, where |
1620 | a single reg is enough for two words, unless we have VSX, where the FP | |
1621 | registers can hold 128 bits. */ | |
1622 | #define CLASS_MAX_NREGS(CLASS, MODE) rs6000_class_max_nregs[(MODE)][(CLASS)] | |
580d3230 | 1623 | |
ca0e79d9 AM |
1624 | /* Return nonzero if for CLASS a mode change from FROM to TO is invalid. */ |
1625 | ||
1626 | #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \ | |
8beb65e3 | 1627 | rs6000_cannot_change_mode_class_ptr (FROM, TO, CLASS) |
02188693 | 1628 | |
f045b2c9 RS |
1629 | /* Stack layout; function entry, exit and calling. */ |
1630 | ||
1631 | /* Define this if pushing a word on the stack | |
1632 | makes the stack pointer a smaller address. */ | |
62f9f30b | 1633 | #define STACK_GROWS_DOWNWARD 1 |
f045b2c9 | 1634 | |
327e5343 FJ |
1635 | /* Offsets recorded in opcodes are a multiple of this alignment factor. */ |
1636 | #define DWARF_CIE_DATA_ALIGNMENT (-((int) (TARGET_32BIT ? 4 : 8))) | |
1637 | ||
a4d05547 | 1638 | /* Define this to nonzero if the nominal address of the stack frame |
f045b2c9 RS |
1639 | is at the high-address end of the local variables; |
1640 | that is, each additional local variable allocated | |
1641 | goes at a more negative offset in the frame. | |
1642 | ||
1643 | On the RS/6000, we grow upwards, from the area after the outgoing | |
1644 | arguments. */ | |
de5a5fa1 MP |
1645 | #define FRAME_GROWS_DOWNWARD (flag_stack_protect != 0 \ |
1646 | || (flag_sanitize & SANITIZE_ADDRESS) != 0) | |
f045b2c9 | 1647 | |
4697a36c | 1648 | /* Size of the fixed area on the stack */ |
9ebbca7d | 1649 | #define RS6000_SAVE_AREA \ |
b54214fe UW |
1650 | ((DEFAULT_ABI == ABI_V4 ? 8 : DEFAULT_ABI == ABI_ELFv2 ? 16 : 24) \ |
1651 | << (TARGET_64BIT ? 1 : 0)) | |
4697a36c | 1652 | |
b54214fe UW |
1653 | /* Stack offset for toc save slot. */ |
1654 | #define RS6000_TOC_SAVE_SLOT \ | |
1655 | ((DEFAULT_ABI == ABI_ELFv2 ? 12 : 20) << (TARGET_64BIT ? 1 : 0)) | |
b6c9286a | 1656 | |
4697a36c | 1657 | /* Align an address */ |
4f59f9f2 | 1658 | #define RS6000_ALIGN(n,a) ROUND_UP ((n), (a)) |
4697a36c | 1659 | |
f045b2c9 RS |
1660 | /* Offset within stack frame to start allocating local variables at. |
1661 | If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
1662 | first local allocated. Otherwise, it is the offset to the BEGINNING | |
c81bebd7 | 1663 | of the first local allocated. |
f045b2c9 RS |
1664 | |
1665 | On the RS/6000, the frame pointer is the same as the stack pointer, | |
1666 | except for dynamic allocations. So we start after the fixed area and | |
1667 | outgoing parameter area. */ | |
1668 | ||
802a0058 | 1669 | #define STARTING_FRAME_OFFSET \ |
7d5175e1 JJ |
1670 | (FRAME_GROWS_DOWNWARD \ |
1671 | ? 0 \ | |
cacf1ca8 MM |
1672 | : (RS6000_ALIGN (crtl->outgoing_args_size, \ |
1673 | (TARGET_ALTIVEC || TARGET_VSX) ? 16 : 8) \ | |
7d5175e1 | 1674 | + RS6000_SAVE_AREA)) |
802a0058 MM |
1675 | |
1676 | /* Offset from the stack pointer register to an item dynamically | |
1677 | allocated on the stack, e.g., by `alloca'. | |
1678 | ||
1679 | The default value for this macro is `STACK_POINTER_OFFSET' plus the | |
1680 | length of the outgoing arguments. The default is correct for most | |
1681 | machines. See `function.c' for details. */ | |
1682 | #define STACK_DYNAMIC_OFFSET(FUNDECL) \ | |
cacf1ca8 MM |
1683 | (RS6000_ALIGN (crtl->outgoing_args_size, \ |
1684 | (TARGET_ALTIVEC || TARGET_VSX) ? 16 : 8) \ | |
802a0058 | 1685 | + (STACK_POINTER_OFFSET)) |
f045b2c9 RS |
1686 | |
1687 | /* If we generate an insn to push BYTES bytes, | |
1688 | this says how many the stack pointer really advances by. | |
1689 | On RS/6000, don't define this because there are no push insns. */ | |
1690 | /* #define PUSH_ROUNDING(BYTES) */ | |
1691 | ||
1692 | /* Offset of first parameter from the argument pointer register value. | |
1693 | On the RS/6000, we define the argument pointer to the start of the fixed | |
1694 | area. */ | |
4697a36c | 1695 | #define FIRST_PARM_OFFSET(FNDECL) RS6000_SAVE_AREA |
f045b2c9 | 1696 | |
62153b61 JM |
1697 | /* Offset from the argument pointer register value to the top of |
1698 | stack. This is different from FIRST_PARM_OFFSET because of the | |
1699 | register save area. */ | |
1700 | #define ARG_POINTER_CFA_OFFSET(FNDECL) 0 | |
1701 | ||
f045b2c9 RS |
1702 | /* Define this if stack space is still allocated for a parameter passed |
1703 | in a register. The value is the number of bytes allocated to this | |
1704 | area. */ | |
ddbb449f AM |
1705 | #define REG_PARM_STACK_SPACE(FNDECL) \ |
1706 | rs6000_reg_parm_stack_space ((FNDECL), false) | |
1707 | ||
1708 | /* Define this macro if space guaranteed when compiling a function body | |
1709 | is different to space required when making a call, a situation that | |
1710 | can arise with K&R style function definitions. */ | |
1711 | #define INCOMING_REG_PARM_STACK_SPACE(FNDECL) \ | |
1712 | rs6000_reg_parm_stack_space ((FNDECL), true) | |
f045b2c9 RS |
1713 | |
1714 | /* Define this if the above stack space is to be considered part of the | |
1715 | space allocated by the caller. */ | |
81464b2c | 1716 | #define OUTGOING_REG_PARM_STACK_SPACE(FNTYPE) 1 |
f045b2c9 RS |
1717 | |
1718 | /* This is the difference between the logical top of stack and the actual sp. | |
1719 | ||
82e41834 | 1720 | For the RS/6000, sp points past the fixed area. */ |
4697a36c | 1721 | #define STACK_POINTER_OFFSET RS6000_SAVE_AREA |
f045b2c9 RS |
1722 | |
1723 | /* Define this if the maximum size of all the outgoing args is to be | |
1724 | accumulated and pushed during the prologue. The amount can be | |
38173d38 | 1725 | found in the variable crtl->outgoing_args_size. */ |
f73ad30e | 1726 | #define ACCUMULATE_OUTGOING_ARGS 1 |
f045b2c9 | 1727 | |
f045b2c9 RS |
1728 | /* Define how to find the value returned by a library function |
1729 | assuming the value has mode MODE. */ | |
1730 | ||
ded9bf77 | 1731 | #define LIBCALL_VALUE(MODE) rs6000_libcall_value ((MODE)) |
f045b2c9 | 1732 | |
6fa3f289 ZW |
1733 | /* DRAFT_V4_STRUCT_RET defaults off. */ |
1734 | #define DRAFT_V4_STRUCT_RET 0 | |
f607bc57 | 1735 | |
bd5bd7ac | 1736 | /* Let TARGET_RETURN_IN_MEMORY control what happens. */ |
f607bc57 | 1737 | #define DEFAULT_PCC_STRUCT_RETURN 0 |
f045b2c9 | 1738 | |
a260abc9 | 1739 | /* Mode of stack savearea. |
dfdfa60f DE |
1740 | FUNCTION is VOIDmode because calling convention maintains SP. |
1741 | BLOCK needs Pmode for SP. | |
a260abc9 DE |
1742 | NONLOCAL needs twice Pmode to maintain both backchain and SP. */ |
1743 | #define STACK_SAVEAREA_MODE(LEVEL) \ | |
dfdfa60f | 1744 | (LEVEL == SAVE_FUNCTION ? VOIDmode \ |
c6d5ff83 | 1745 | : LEVEL == SAVE_NONLOCAL ? (TARGET_32BIT ? DImode : PTImode) : Pmode) |
a260abc9 | 1746 | |
4697a36c MM |
1747 | /* Minimum and maximum general purpose registers used to hold arguments. */ |
1748 | #define GP_ARG_MIN_REG 3 | |
1749 | #define GP_ARG_MAX_REG 10 | |
1750 | #define GP_ARG_NUM_REG (GP_ARG_MAX_REG - GP_ARG_MIN_REG + 1) | |
1751 | ||
1752 | /* Minimum and maximum floating point registers used to hold arguments. */ | |
1753 | #define FP_ARG_MIN_REG 33 | |
7509c759 MM |
1754 | #define FP_ARG_AIX_MAX_REG 45 |
1755 | #define FP_ARG_V4_MAX_REG 40 | |
008e32c0 UW |
1756 | #define FP_ARG_MAX_REG (DEFAULT_ABI == ABI_V4 \ |
1757 | ? FP_ARG_V4_MAX_REG : FP_ARG_AIX_MAX_REG) | |
4697a36c MM |
1758 | #define FP_ARG_NUM_REG (FP_ARG_MAX_REG - FP_ARG_MIN_REG + 1) |
1759 | ||
0ac081f6 AH |
1760 | /* Minimum and maximum AltiVec registers used to hold arguments. */ |
1761 | #define ALTIVEC_ARG_MIN_REG (FIRST_ALTIVEC_REGNO + 2) | |
1762 | #define ALTIVEC_ARG_MAX_REG (ALTIVEC_ARG_MIN_REG + 11) | |
1763 | #define ALTIVEC_ARG_NUM_REG (ALTIVEC_ARG_MAX_REG - ALTIVEC_ARG_MIN_REG + 1) | |
1764 | ||
b54214fe UW |
1765 | /* Maximum number of registers per ELFv2 homogeneous aggregate argument. */ |
1766 | #define AGGR_ARG_NUM_REG 8 | |
1767 | ||
4697a36c MM |
1768 | /* Return registers */ |
1769 | #define GP_ARG_RETURN GP_ARG_MIN_REG | |
1770 | #define FP_ARG_RETURN FP_ARG_MIN_REG | |
0ac081f6 | 1771 | #define ALTIVEC_ARG_RETURN (FIRST_ALTIVEC_REGNO + 2) |
b54214fe UW |
1772 | #define FP_ARG_MAX_RETURN (DEFAULT_ABI != ABI_ELFv2 ? FP_ARG_RETURN \ |
1773 | : (FP_ARG_RETURN + AGGR_ARG_NUM_REG - 1)) | |
1774 | #define ALTIVEC_ARG_MAX_RETURN (DEFAULT_ABI != ABI_ELFv2 ? ALTIVEC_ARG_RETURN \ | |
1775 | : (ALTIVEC_ARG_RETURN + AGGR_ARG_NUM_REG - 1)) | |
4697a36c | 1776 | |
7509c759 | 1777 | /* Flags for the call/call_value rtl operations set up by function_arg */ |
6a4cee5f | 1778 | #define CALL_NORMAL 0x00000000 /* no special processing */ |
9ebbca7d | 1779 | /* Bits in 0x00000001 are unused. */ |
6a4cee5f MM |
1780 | #define CALL_V4_CLEAR_FP_ARGS 0x00000002 /* V.4, no FP args passed */ |
1781 | #define CALL_V4_SET_FP_ARGS 0x00000004 /* V.4, FP args were passed */ | |
1782 | #define CALL_LONG 0x00000008 /* always call indirect */ | |
b9599e46 | 1783 | #define CALL_LIBCALL 0x00000010 /* libcall */ |
7509c759 | 1784 | |
f57fe068 AM |
1785 | /* We don't have prologue and epilogue functions to save/restore |
1786 | everything for most ABIs. */ | |
1787 | #define WORLD_SAVE_P(INFO) 0 | |
1788 | ||
f045b2c9 RS |
1789 | /* 1 if N is a possible register number for a function value |
1790 | as seen by the caller. | |
1791 | ||
0ac081f6 | 1792 | On RS/6000, this is r3, fp1, and v2 (for AltiVec). */ |
e87a88d3 AM |
1793 | #define FUNCTION_VALUE_REGNO_P(N) \ |
1794 | ((N) == GP_ARG_RETURN \ | |
b54214fe UW |
1795 | || ((N) >= FP_ARG_RETURN && (N) <= FP_ARG_MAX_RETURN \ |
1796 | && TARGET_HARD_FLOAT && TARGET_FPRS) \ | |
1797 | || ((N) >= ALTIVEC_ARG_RETURN && (N) <= ALTIVEC_ARG_MAX_RETURN \ | |
1798 | && TARGET_ALTIVEC && TARGET_ALTIVEC_ABI)) | |
f045b2c9 RS |
1799 | |
1800 | /* 1 if N is a possible register number for function argument passing. | |
0ac081f6 AH |
1801 | On RS/6000, these are r3-r10 and fp1-fp13. |
1802 | On AltiVec, v2 - v13 are used for passing vectors. */ | |
4697a36c | 1803 | #define FUNCTION_ARG_REGNO_P(N) \ |
e87a88d3 AM |
1804 | ((unsigned) (N) - GP_ARG_MIN_REG < GP_ARG_NUM_REG \ |
1805 | || ((unsigned) (N) - ALTIVEC_ARG_MIN_REG < ALTIVEC_ARG_NUM_REG \ | |
44688022 | 1806 | && TARGET_ALTIVEC && TARGET_ALTIVEC_ABI) \ |
e87a88d3 | 1807 | || ((unsigned) (N) - FP_ARG_MIN_REG < FP_ARG_NUM_REG \ |
b2df7d08 | 1808 | && TARGET_HARD_FLOAT && TARGET_FPRS)) |
f045b2c9 RS |
1809 | \f |
1810 | /* Define a data type for recording info about an argument list | |
1811 | during the scan of that argument list. This data type should | |
1812 | hold all necessary information about the function itself | |
1813 | and about the args processed so far, enough to enable macros | |
1814 | such as FUNCTION_ARG to determine where the next arg should go. | |
1815 | ||
1816 | On the RS/6000, this is a structure. The first element is the number of | |
1817 | total argument words, the second is used to store the next | |
1818 | floating-point register number, and the third says how many more args we | |
4697a36c MM |
1819 | have prototype types for. |
1820 | ||
4cc833b7 | 1821 | For ABI_V4, we treat these slightly differently -- `sysv_gregno' is |
07488f32 | 1822 | the next available GP register, `fregno' is the next available FP |
4cc833b7 RH |
1823 | register, and `words' is the number of words used on the stack. |
1824 | ||
bd227acc | 1825 | The varargs/stdarg support requires that this structure's size |
4cc833b7 | 1826 | be a multiple of sizeof(int). */ |
4697a36c MM |
1827 | |
1828 | typedef struct rs6000_args | |
1829 | { | |
4cc833b7 | 1830 | int words; /* # words used for passing GP registers */ |
6a4cee5f | 1831 | int fregno; /* next available FP register */ |
0ac081f6 | 1832 | int vregno; /* next available AltiVec register */ |
6a4cee5f | 1833 | int nargs_prototype; /* # args left in the current prototype */ |
6a4cee5f | 1834 | int prototype; /* Whether a prototype was defined */ |
a6c9bed4 | 1835 | int stdarg; /* Whether function is a stdarg function. */ |
6a4cee5f | 1836 | int call_cookie; /* Do special things for this call */ |
4cc833b7 | 1837 | int sysv_gregno; /* next available GP register */ |
0b5383eb DJ |
1838 | int intoffset; /* running offset in struct (darwin64) */ |
1839 | int use_stack; /* any part of struct on stack (darwin64) */ | |
a9ab25e2 IS |
1840 | int floats_in_gpr; /* count of SFmode floats taking up |
1841 | GPR space (darwin64) */ | |
0b5383eb | 1842 | int named; /* false for varargs params */ |
617718f7 | 1843 | int escapes; /* if function visible outside tu */ |
bdb60a10 | 1844 | int libcall; /* If this is a compiler generated call. */ |
4697a36c | 1845 | } CUMULATIVE_ARGS; |
f045b2c9 | 1846 | |
f045b2c9 RS |
1847 | /* Initialize a variable CUM of type CUMULATIVE_ARGS |
1848 | for a call to a function whose data type is FNTYPE. | |
1849 | For a library call, FNTYPE is 0. */ | |
1850 | ||
617718f7 AM |
1851 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \ |
1852 | init_cumulative_args (&CUM, FNTYPE, LIBNAME, FALSE, FALSE, \ | |
1853 | N_NAMED_ARGS, FNDECL, VOIDmode) | |
f045b2c9 RS |
1854 | |
1855 | /* Similar, but when scanning the definition of a procedure. We always | |
1856 | set NARGS_PROTOTYPE large so we never return an EXPR_LIST. */ | |
1857 | ||
0f6937fe | 1858 | #define INIT_CUMULATIVE_INCOMING_ARGS(CUM, FNTYPE, LIBNAME) \ |
617718f7 AM |
1859 | init_cumulative_args (&CUM, FNTYPE, LIBNAME, TRUE, FALSE, \ |
1860 | 1000, current_function_decl, VOIDmode) | |
b9599e46 FS |
1861 | |
1862 | /* Like INIT_CUMULATIVE_ARGS' but only used for outgoing libcalls. */ | |
1863 | ||
1864 | #define INIT_CUMULATIVE_LIBCALL_ARGS(CUM, MODE, LIBNAME) \ | |
617718f7 AM |
1865 | init_cumulative_args (&CUM, NULL_TREE, LIBNAME, FALSE, TRUE, \ |
1866 | 0, NULL_TREE, MODE) | |
f045b2c9 | 1867 | |
c229cba9 DE |
1868 | /* If defined, a C expression which determines whether, and in which |
1869 | direction, to pad out an argument with extra space. The value | |
1870 | should be of type `enum direction': either `upward' to pad above | |
1871 | the argument, `downward' to pad below, or `none' to inhibit | |
1872 | padding. */ | |
1873 | ||
9ebbca7d | 1874 | #define FUNCTION_ARG_PADDING(MODE, TYPE) function_arg_padding (MODE, TYPE) |
c229cba9 | 1875 | |
6e985040 AM |
1876 | #define PAD_VARARGS_DOWN \ |
1877 | (FUNCTION_ARG_PADDING (TYPE_MODE (type), type) == downward) | |
2a55fd42 | 1878 | |
f045b2c9 | 1879 | /* Output assembler code to FILE to increment profiler label # LABELNO |
58a39e45 | 1880 | for profiling a function entry. */ |
f045b2c9 RS |
1881 | |
1882 | #define FUNCTION_PROFILER(FILE, LABELNO) \ | |
58a39e45 | 1883 | output_function_profiler ((FILE), (LABELNO)); |
f045b2c9 RS |
1884 | |
1885 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
1886 | the stack pointer does not matter. No definition is equivalent to | |
1887 | always zero. | |
1888 | ||
a0ab749a | 1889 | On the RS/6000, this is nonzero because we can restore the stack from |
f045b2c9 RS |
1890 | its backpointer, which we maintain. */ |
1891 | #define EXIT_IGNORE_STACK 1 | |
1892 | ||
a701949a FS |
1893 | /* Define this macro as a C expression that is nonzero for registers |
1894 | that are used by the epilogue or the return' pattern. The stack | |
1895 | and frame pointer registers are already be assumed to be used as | |
1896 | needed. */ | |
1897 | ||
83720594 | 1898 | #define EPILOGUE_USES(REGNO) \ |
1de43f85 | 1899 | ((reload_completed && (REGNO) == LR_REGNO) \ |
b1765bde | 1900 | || (TARGET_ALTIVEC && (REGNO) == VRSAVE_REGNO) \ |
cacf1ca8 | 1901 | || (crtl->calls_eh_return \ |
3553b09d | 1902 | && TARGET_AIX \ |
ff3867ae | 1903 | && (REGNO) == 2)) |
2bfcf297 | 1904 | |
f045b2c9 | 1905 | \f |
f045b2c9 RS |
1906 | /* Length in units of the trampoline for entering a nested function. */ |
1907 | ||
b6c9286a | 1908 | #define TRAMPOLINE_SIZE rs6000_trampoline_size () |
f045b2c9 | 1909 | \f |
f33985c6 MS |
1910 | /* Definitions for __builtin_return_address and __builtin_frame_address. |
1911 | __builtin_return_address (0) should give link register (65), enable | |
82e41834 | 1912 | this. */ |
f33985c6 MS |
1913 | /* This should be uncommented, so that the link register is used, but |
1914 | currently this would result in unmatched insns and spilling fixed | |
1915 | registers so we'll leave it for another day. When these problems are | |
1916 | taken care of one additional fetch will be necessary in RETURN_ADDR_RTX. | |
1917 | (mrs) */ | |
1918 | /* #define RETURN_ADDR_IN_PREVIOUS_FRAME */ | |
f09d4c33 | 1919 | |
b6c9286a MM |
1920 | /* Number of bytes into the frame return addresses can be found. See |
1921 | rs6000_stack_info in rs6000.c for more information on how the different | |
1922 | abi's store the return address. */ | |
008e32c0 UW |
1923 | #define RETURN_ADDRESS_OFFSET \ |
1924 | ((DEFAULT_ABI == ABI_V4 ? 4 : 8) << (TARGET_64BIT ? 1 : 0)) | |
f09d4c33 | 1925 | |
f33985c6 MS |
1926 | /* The current return address is in link register (65). The return address |
1927 | of anything farther back is accessed normally at an offset of 8 from the | |
1928 | frame pointer. */ | |
71f123ca FS |
1929 | #define RETURN_ADDR_RTX(COUNT, FRAME) \ |
1930 | (rs6000_return_addr (COUNT, FRAME)) | |
1931 | ||
f33985c6 | 1932 | \f |
f045b2c9 RS |
1933 | /* Definitions for register eliminations. |
1934 | ||
1935 | We have two registers that can be eliminated on the RS/6000. First, the | |
1936 | frame pointer register can often be eliminated in favor of the stack | |
1937 | pointer register. Secondly, the argument pointer register can always be | |
642a35f1 JW |
1938 | eliminated; it is replaced with either the stack or frame pointer. |
1939 | ||
1940 | In addition, we use the elimination mechanism to see if r30 is needed | |
1941 | Initially we assume that it isn't. If it is, we spill it. This is done | |
1942 | by making it an eliminable register. We replace it with itself so that | |
1943 | if it isn't needed, then existing uses won't be modified. */ | |
f045b2c9 RS |
1944 | |
1945 | /* This is an array of structures. Each structure initializes one pair | |
1946 | of eliminable registers. The "from" register number is given first, | |
1947 | followed by "to". Eliminations of the same "from" register are listed | |
1948 | in order of preference. */ | |
7d5175e1 JJ |
1949 | #define ELIMINABLE_REGS \ |
1950 | {{ HARD_FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
1951 | { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
1952 | { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \ | |
1953 | { ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
1954 | { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \ | |
97b23853 | 1955 | { RS6000_PIC_OFFSET_TABLE_REGNUM, RS6000_PIC_OFFSET_TABLE_REGNUM } } |
f045b2c9 | 1956 | |
f045b2c9 RS |
1957 | /* Define the offset between two registers, one to be eliminated, and the other |
1958 | its replacement, at the start of a routine. */ | |
d1d0c603 JJ |
1959 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ |
1960 | ((OFFSET) = rs6000_initial_elimination_offset(FROM, TO)) | |
f045b2c9 RS |
1961 | \f |
1962 | /* Addressing modes, and classification of registers for them. */ | |
1963 | ||
940da324 JL |
1964 | #define HAVE_PRE_DECREMENT 1 |
1965 | #define HAVE_PRE_INCREMENT 1 | |
6fb5fa3c DB |
1966 | #define HAVE_PRE_MODIFY_DISP 1 |
1967 | #define HAVE_PRE_MODIFY_REG 1 | |
f045b2c9 RS |
1968 | |
1969 | /* Macros to check register numbers against specific register classes. */ | |
1970 | ||
1971 | /* These assume that REGNO is a hard or pseudo reg number. | |
1972 | They give nonzero only if REGNO is a hard reg of the suitable class | |
1973 | or a pseudo reg currently allocated to a suitable hard reg. | |
1974 | Since they use reg_renumber, they are safe only once reg_renumber | |
aeb9f7cf SB |
1975 | has been allocated, which happens in reginfo.c during register |
1976 | allocation. */ | |
f045b2c9 RS |
1977 | |
1978 | #define REGNO_OK_FOR_INDEX_P(REGNO) \ | |
1979 | ((REGNO) < FIRST_PSEUDO_REGISTER \ | |
1980 | ? (REGNO) <= 31 || (REGNO) == 67 \ | |
7d5175e1 | 1981 | || (REGNO) == FRAME_POINTER_REGNUM \ |
f045b2c9 | 1982 | : (reg_renumber[REGNO] >= 0 \ |
7d5175e1 JJ |
1983 | && (reg_renumber[REGNO] <= 31 || reg_renumber[REGNO] == 67 \ |
1984 | || reg_renumber[REGNO] == FRAME_POINTER_REGNUM))) | |
f045b2c9 RS |
1985 | |
1986 | #define REGNO_OK_FOR_BASE_P(REGNO) \ | |
1987 | ((REGNO) < FIRST_PSEUDO_REGISTER \ | |
1988 | ? ((REGNO) > 0 && (REGNO) <= 31) || (REGNO) == 67 \ | |
7d5175e1 | 1989 | || (REGNO) == FRAME_POINTER_REGNUM \ |
f045b2c9 | 1990 | : (reg_renumber[REGNO] > 0 \ |
7d5175e1 JJ |
1991 | && (reg_renumber[REGNO] <= 31 || reg_renumber[REGNO] == 67 \ |
1992 | || reg_renumber[REGNO] == FRAME_POINTER_REGNUM))) | |
c6c3dba9 PB |
1993 | |
1994 | /* Nonzero if X is a hard reg that can be used as an index | |
1995 | or if it is a pseudo reg in the non-strict case. */ | |
1996 | #define INT_REG_OK_FOR_INDEX_P(X, STRICT) \ | |
1997 | ((!(STRICT) && REGNO (X) >= FIRST_PSEUDO_REGISTER) \ | |
1998 | || REGNO_OK_FOR_INDEX_P (REGNO (X))) | |
1999 | ||
2000 | /* Nonzero if X is a hard reg that can be used as a base reg | |
2001 | or if it is a pseudo reg in the non-strict case. */ | |
2002 | #define INT_REG_OK_FOR_BASE_P(X, STRICT) \ | |
2003 | ((!(STRICT) && REGNO (X) >= FIRST_PSEUDO_REGISTER) \ | |
2004 | || REGNO_OK_FOR_BASE_P (REGNO (X))) | |
2005 | ||
f045b2c9 RS |
2006 | \f |
2007 | /* Maximum number of registers that can appear in a valid memory address. */ | |
2008 | ||
2009 | #define MAX_REGS_PER_ADDRESS 2 | |
2010 | ||
2011 | /* Recognize any constant value that is a valid address. */ | |
2012 | ||
6eff269e BK |
2013 | #define CONSTANT_ADDRESS_P(X) \ |
2014 | (GET_CODE (X) == LABEL_REF || GET_CODE (X) == SYMBOL_REF \ | |
2015 | || GET_CODE (X) == CONST_INT || GET_CODE (X) == CONST \ | |
2016 | || GET_CODE (X) == HIGH) | |
f045b2c9 | 2017 | |
48d72335 | 2018 | #define EASY_VECTOR_15(n) ((n) >= -16 && (n) <= 15) |
66180ff3 | 2019 | #define EASY_VECTOR_15_ADD_SELF(n) (!EASY_VECTOR_15((n)) \ |
76492753 PB |
2020 | && EASY_VECTOR_15((n) >> 1) \ |
2021 | && ((n) & 1) == 0) | |
48d72335 | 2022 | |
29e6733c | 2023 | #define EASY_VECTOR_MSB(n,mode) \ |
683be46f | 2024 | ((((unsigned HOST_WIDE_INT) (n)) & GET_MODE_MASK (mode)) == \ |
29e6733c MM |
2025 | ((((unsigned HOST_WIDE_INT)GET_MODE_MASK (mode)) + 1) >> 1)) |
2026 | ||
f045b2c9 | 2027 | \f |
a260abc9 DE |
2028 | /* Try a machine-dependent way of reloading an illegitimate address |
2029 | operand. If we find one, push the reload and jump to WIN. This | |
2030 | macro is used in only one place: `find_reloads_address' in reload.c. | |
2031 | ||
f676971a | 2032 | Implemented on rs6000 by rs6000_legitimize_reload_address. |
24ea750e | 2033 | Note that (X) is evaluated twice; this is safe in current usage. */ |
f676971a | 2034 | |
a9098fd0 GK |
2035 | #define LEGITIMIZE_RELOAD_ADDRESS(X,MODE,OPNUM,TYPE,IND_LEVELS,WIN) \ |
2036 | do { \ | |
24ea750e | 2037 | int win; \ |
8beb65e3 | 2038 | (X) = rs6000_legitimize_reload_address_ptr ((X), (MODE), (OPNUM), \ |
24ea750e DJ |
2039 | (int)(TYPE), (IND_LEVELS), &win); \ |
2040 | if ( win ) \ | |
2041 | goto WIN; \ | |
a260abc9 DE |
2042 | } while (0) |
2043 | ||
944258eb | 2044 | #define FIND_BASE_TERM rs6000_find_base_term |
766a866c MM |
2045 | \f |
2046 | /* The register number of the register used to address a table of | |
2047 | static data addresses in memory. In some cases this register is | |
2048 | defined by a processor's "application binary interface" (ABI). | |
2049 | When this macro is defined, RTL is generated for this register | |
2050 | once, as with the stack pointer and frame pointer registers. If | |
2051 | this macro is not defined, it is up to the machine-dependent files | |
2052 | to allocate such a register (if necessary). */ | |
2053 | ||
1db02437 FS |
2054 | #define RS6000_PIC_OFFSET_TABLE_REGNUM 30 |
2055 | #define PIC_OFFSET_TABLE_REGNUM (flag_pic ? RS6000_PIC_OFFSET_TABLE_REGNUM : INVALID_REGNUM) | |
766a866c | 2056 | |
97b23853 | 2057 | #define TOC_REGISTER (TARGET_MINIMAL_TOC ? RS6000_PIC_OFFSET_TABLE_REGNUM : 2) |
9ebbca7d | 2058 | |
766a866c MM |
2059 | /* Define this macro if the register defined by |
2060 | `PIC_OFFSET_TABLE_REGNUM' is clobbered by calls. Do not define | |
089a05b8 | 2061 | this macro if `PIC_OFFSET_TABLE_REGNUM' is not defined. */ |
766a866c MM |
2062 | |
2063 | /* #define PIC_OFFSET_TABLE_REG_CALL_CLOBBERED */ | |
2064 | ||
766a866c MM |
2065 | /* A C expression that is nonzero if X is a legitimate immediate |
2066 | operand on the target machine when generating position independent | |
2067 | code. You can assume that X satisfies `CONSTANT_P', so you need | |
2068 | not check this. You can also assume FLAG_PIC is true, so you need | |
2069 | not check it either. You need not define this macro if all | |
2070 | constants (including `SYMBOL_REF') can be immediate operands when | |
2071 | generating position independent code. */ | |
2072 | ||
2073 | /* #define LEGITIMATE_PIC_OPERAND_P (X) */ | |
f045b2c9 RS |
2074 | \f |
2075 | /* Define this if some processing needs to be done immediately before | |
4255474b | 2076 | emitting code for an insn. */ |
f045b2c9 | 2077 | |
c921bad8 AP |
2078 | #define FINAL_PRESCAN_INSN(INSN,OPERANDS,NOPERANDS) \ |
2079 | rs6000_final_prescan_insn (INSN, OPERANDS, NOPERANDS) | |
f045b2c9 RS |
2080 | |
2081 | /* Specify the machine mode that this machine uses | |
2082 | for the index in the tablejump instruction. */ | |
e1565e65 | 2083 | #define CASE_VECTOR_MODE SImode |
f045b2c9 | 2084 | |
18543a22 ILT |
2085 | /* Define as C expression which evaluates to nonzero if the tablejump |
2086 | instruction expects the table to contain offsets from the address of the | |
2087 | table. | |
82e41834 | 2088 | Do not define this if the table should contain absolute addresses. */ |
18543a22 | 2089 | #define CASE_VECTOR_PC_RELATIVE 1 |
f045b2c9 | 2090 | |
f045b2c9 RS |
2091 | /* Define this as 1 if `char' should by default be signed; else as 0. */ |
2092 | #define DEFAULT_SIGNED_CHAR 0 | |
2093 | ||
c1618c0c DE |
2094 | /* An integer expression for the size in bits of the largest integer machine |
2095 | mode that should actually be used. */ | |
2096 | ||
2097 | /* Allow pairs of registers to be used, which is the intent of the default. */ | |
2098 | #define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TARGET_POWERPC64 ? TImode : DImode) | |
2099 | ||
f045b2c9 RS |
2100 | /* Max number of bytes we can move from memory to memory |
2101 | in one reasonably fast instruction. */ | |
2f3e5814 | 2102 | #define MOVE_MAX (! TARGET_POWERPC64 ? 4 : 8) |
7e69e155 | 2103 | #define MAX_MOVE_MAX 8 |
f045b2c9 RS |
2104 | |
2105 | /* Nonzero if access to memory by bytes is no faster than for words. | |
a0ab749a | 2106 | Also nonzero if doing byte operations (specifically shifts) in registers |
f045b2c9 RS |
2107 | is undesirable. */ |
2108 | #define SLOW_BYTE_ACCESS 1 | |
2109 | ||
9a63901f RK |
2110 | /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD |
2111 | will either zero-extend or sign-extend. The value of this macro should | |
2112 | be the code that says which one of the two operations is implicitly | |
f822d252 | 2113 | done, UNKNOWN if none. */ |
9a63901f | 2114 | #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND |
225211e2 RK |
2115 | |
2116 | /* Define if loading short immediate values into registers sign extends. */ | |
58f2ae18 | 2117 | #define SHORT_IMMEDIATES_SIGN_EXTEND 1 |
fdaff8ba | 2118 | \f |
f045b2c9 RS |
2119 | /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits |
2120 | is done just by pretending it is already truncated. */ | |
2121 | #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
2122 | ||
94993909 | 2123 | /* The cntlzw and cntlzd instructions return 32 and 64 for input of zero. */ |
d865b122 | 2124 | #define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ |
14670a74 | 2125 | ((VALUE) = ((MODE) == SImode ? 32 : 64), 1) |
d865b122 | 2126 | |
0299bc72 MM |
2127 | /* The CTZ patterns that are implemented in terms of CLZ return -1 for input of |
2128 | zero. The hardware instructions added in Power9 return 32 or 64. */ | |
2129 | #define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \ | |
2130 | ((!TARGET_CTZ) \ | |
2131 | ? ((VALUE) = -1, 1) \ | |
2132 | : ((VALUE) = ((MODE) == SImode ? 32 : 64), 1)) | |
94993909 | 2133 | |
f045b2c9 RS |
2134 | /* Specify the machine mode that pointers have. |
2135 | After generation of rtl, the compiler makes no further distinction | |
2136 | between pointers and any other objects of this machine mode. */ | |
cacf1ca8 | 2137 | extern unsigned rs6000_pmode; |
ef4bddc2 | 2138 | #define Pmode ((machine_mode)rs6000_pmode) |
f045b2c9 | 2139 | |
a3c9585f | 2140 | /* Supply definition of STACK_SIZE_MODE for allocate_dynamic_stack_space. */ |
4c81e946 FJ |
2141 | #define STACK_SIZE_MODE (TARGET_32BIT ? SImode : DImode) |
2142 | ||
f045b2c9 | 2143 | /* Mode of a function address in a call instruction (for indexing purposes). |
f045b2c9 | 2144 | Doesn't matter on RS/6000. */ |
5b71a4e7 | 2145 | #define FUNCTION_MODE SImode |
f045b2c9 RS |
2146 | |
2147 | /* Define this if addresses of constant functions | |
2148 | shouldn't be put through pseudo regs where they can be cse'd. | |
2149 | Desirable on machines where ordinary constants are expensive | |
2150 | but a CALL with constant address is cheap. */ | |
1e8552c2 | 2151 | #define NO_FUNCTION_CSE 1 |
f045b2c9 | 2152 | |
d969caf8 | 2153 | /* Define this to be nonzero if shift instructions ignore all but the low-order |
6febd581 RK |
2154 | few bits. |
2155 | ||
2156 | The sle and sre instructions which allow SHIFT_COUNT_TRUNCATED | |
2157 | have been dropped from the PowerPC architecture. */ | |
c28a7c24 | 2158 | #define SHIFT_COUNT_TRUNCATED 0 |
f045b2c9 | 2159 | |
f045b2c9 RS |
2160 | /* Adjust the length of an INSN. LENGTH is the currently-computed length and |
2161 | should be adjusted to reflect any required changes. This macro is used when | |
2162 | there is some systematic length adjustment required that would be difficult | |
2163 | to express in the length attribute. */ | |
2164 | ||
2165 | /* #define ADJUST_INSN_LENGTH(X,LENGTH) */ | |
2166 | ||
39a10a29 GK |
2167 | /* Given a comparison code (EQ, NE, etc.) and the first operand of a |
2168 | COMPARE, return the mode to be used for the comparison. For | |
2169 | floating-point, CCFPmode should be used. CCUNSmode should be used | |
2170 | for unsigned comparisons. CCEQmode should be used when we are | |
2171 | doing an inequality comparison on the result of a | |
2172 | comparison. CCmode should be used in all other cases. */ | |
c5defebb | 2173 | |
b565a316 | 2174 | #define SELECT_CC_MODE(OP,X,Y) \ |
ebb109ad | 2175 | (SCALAR_FLOAT_MODE_P (GET_MODE (X)) ? CCFPmode \ |
c5defebb | 2176 | : (OP) == GTU || (OP) == LTU || (OP) == GEU || (OP) == LEU ? CCUNSmode \ |
ec8e098d | 2177 | : (((OP) == EQ || (OP) == NE) && COMPARISON_P (X) \ |
c5defebb | 2178 | ? CCEQmode : CCmode)) |
f045b2c9 | 2179 | |
b39358e1 GK |
2180 | /* Can the condition code MODE be safely reversed? This is safe in |
2181 | all cases on this port, because at present it doesn't use the | |
2182 | trapping FP comparisons (fcmpo). */ | |
2183 | #define REVERSIBLE_CC_MODE(MODE) 1 | |
2184 | ||
2185 | /* Given a condition code and a mode, return the inverse condition. */ | |
2186 | #define REVERSE_CONDITION(CODE, MODE) rs6000_reverse_condition (MODE, CODE) | |
2187 | ||
f045b2c9 RS |
2188 | \f |
2189 | /* Control the assembler format that we output. */ | |
2190 | ||
1b279f39 DE |
2191 | /* A C string constant describing how to begin a comment in the target |
2192 | assembler language. The compiler assumes that the comment will end at | |
2193 | the end of the line. */ | |
2194 | #define ASM_COMMENT_START " #" | |
6b67933e | 2195 | |
38c1f2d7 MM |
2196 | /* Flag to say the TOC is initialized */ |
2197 | extern int toc_initialized; | |
2198 | ||
f045b2c9 RS |
2199 | /* Macro to output a special constant pool entry. Go to WIN if we output |
2200 | it. Otherwise, it is written the usual way. | |
2201 | ||
2202 | On the RS/6000, toc entries are handled this way. */ | |
2203 | ||
a9098fd0 GK |
2204 | #define ASM_OUTPUT_SPECIAL_POOL_ENTRY(FILE, X, MODE, ALIGN, LABELNO, WIN) \ |
2205 | { if (ASM_OUTPUT_SPECIAL_POOL_ENTRY_P (X, MODE)) \ | |
2206 | { \ | |
2207 | output_toc (FILE, X, LABELNO, MODE); \ | |
2208 | goto WIN; \ | |
2209 | } \ | |
f045b2c9 RS |
2210 | } |
2211 | ||
ebd97b96 DE |
2212 | #ifdef HAVE_GAS_WEAK |
2213 | #define RS6000_WEAK 1 | |
2214 | #else | |
2215 | #define RS6000_WEAK 0 | |
2216 | #endif | |
290ad355 | 2217 | |
79c4e63f AM |
2218 | #if RS6000_WEAK |
2219 | /* Used in lieu of ASM_WEAKEN_LABEL. */ | |
2220 | #define ASM_WEAKEN_DECL(FILE, DECL, NAME, VAL) \ | |
2221 | do \ | |
2222 | { \ | |
2223 | fputs ("\t.weak\t", (FILE)); \ | |
85b776df | 2224 | RS6000_OUTPUT_BASENAME ((FILE), (NAME)); \ |
79c4e63f | 2225 | if ((DECL) && TREE_CODE (DECL) == FUNCTION_DECL \ |
85b776df | 2226 | && DEFAULT_ABI == ABI_AIX && DOT_SYMBOLS) \ |
79c4e63f | 2227 | { \ |
cbaaba19 DE |
2228 | if (TARGET_XCOFF) \ |
2229 | fputs ("[DS]", (FILE)); \ | |
ca734b39 | 2230 | fputs ("\n\t.weak\t.", (FILE)); \ |
cbaaba19 | 2231 | RS6000_OUTPUT_BASENAME ((FILE), (NAME)); \ |
79c4e63f AM |
2232 | } \ |
2233 | fputc ('\n', (FILE)); \ | |
2234 | if (VAL) \ | |
2235 | { \ | |
2236 | ASM_OUTPUT_DEF ((FILE), (NAME), (VAL)); \ | |
2237 | if ((DECL) && TREE_CODE (DECL) == FUNCTION_DECL \ | |
85b776df | 2238 | && DEFAULT_ABI == ABI_AIX && DOT_SYMBOLS) \ |
79c4e63f AM |
2239 | { \ |
2240 | fputs ("\t.set\t.", (FILE)); \ | |
cbaaba19 | 2241 | RS6000_OUTPUT_BASENAME ((FILE), (NAME)); \ |
79c4e63f | 2242 | fputs (",.", (FILE)); \ |
cbaaba19 | 2243 | RS6000_OUTPUT_BASENAME ((FILE), (VAL)); \ |
79c4e63f AM |
2244 | fputc ('\n', (FILE)); \ |
2245 | } \ | |
2246 | } \ | |
2247 | } \ | |
2248 | while (0) | |
2249 | #endif | |
2250 | ||
ff2d10c1 AO |
2251 | #if HAVE_GAS_WEAKREF |
2252 | #define ASM_OUTPUT_WEAKREF(FILE, DECL, NAME, VALUE) \ | |
2253 | do \ | |
2254 | { \ | |
2255 | fputs ("\t.weakref\t", (FILE)); \ | |
2256 | RS6000_OUTPUT_BASENAME ((FILE), (NAME)); \ | |
2257 | fputs (", ", (FILE)); \ | |
2258 | RS6000_OUTPUT_BASENAME ((FILE), (VALUE)); \ | |
2259 | if ((DECL) && TREE_CODE (DECL) == FUNCTION_DECL \ | |
2260 | && DEFAULT_ABI == ABI_AIX && DOT_SYMBOLS) \ | |
2261 | { \ | |
2262 | fputs ("\n\t.weakref\t.", (FILE)); \ | |
2263 | RS6000_OUTPUT_BASENAME ((FILE), (NAME)); \ | |
2264 | fputs (", .", (FILE)); \ | |
2265 | RS6000_OUTPUT_BASENAME ((FILE), (VALUE)); \ | |
2266 | } \ | |
2267 | fputc ('\n', (FILE)); \ | |
2268 | } while (0) | |
2269 | #endif | |
2270 | ||
79c4e63f AM |
2271 | /* This implements the `alias' attribute. */ |
2272 | #undef ASM_OUTPUT_DEF_FROM_DECLS | |
2273 | #define ASM_OUTPUT_DEF_FROM_DECLS(FILE, DECL, TARGET) \ | |
2274 | do \ | |
2275 | { \ | |
2276 | const char *alias = XSTR (XEXP (DECL_RTL (DECL), 0), 0); \ | |
2277 | const char *name = IDENTIFIER_POINTER (TARGET); \ | |
2278 | if (TREE_CODE (DECL) == FUNCTION_DECL \ | |
85b776df | 2279 | && DEFAULT_ABI == ABI_AIX && DOT_SYMBOLS) \ |
79c4e63f AM |
2280 | { \ |
2281 | if (TREE_PUBLIC (DECL)) \ | |
2282 | { \ | |
2283 | if (!RS6000_WEAK || !DECL_WEAK (DECL)) \ | |
2284 | { \ | |
2285 | fputs ("\t.globl\t.", FILE); \ | |
cbaaba19 | 2286 | RS6000_OUTPUT_BASENAME (FILE, alias); \ |
79c4e63f AM |
2287 | putc ('\n', FILE); \ |
2288 | } \ | |
2289 | } \ | |
2290 | else if (TARGET_XCOFF) \ | |
2291 | { \ | |
c167bc5b DE |
2292 | if (!RS6000_WEAK || !DECL_WEAK (DECL)) \ |
2293 | { \ | |
2294 | fputs ("\t.lglobl\t.", FILE); \ | |
2295 | RS6000_OUTPUT_BASENAME (FILE, alias); \ | |
2296 | putc ('\n', FILE); \ | |
2297 | fputs ("\t.lglobl\t", FILE); \ | |
2298 | RS6000_OUTPUT_BASENAME (FILE, alias); \ | |
2299 | putc ('\n', FILE); \ | |
2300 | } \ | |
79c4e63f AM |
2301 | } \ |
2302 | fputs ("\t.set\t.", FILE); \ | |
cbaaba19 | 2303 | RS6000_OUTPUT_BASENAME (FILE, alias); \ |
79c4e63f | 2304 | fputs (",.", FILE); \ |
cbaaba19 | 2305 | RS6000_OUTPUT_BASENAME (FILE, name); \ |
79c4e63f AM |
2306 | fputc ('\n', FILE); \ |
2307 | } \ | |
2308 | ASM_OUTPUT_DEF (FILE, alias, name); \ | |
2309 | } \ | |
2310 | while (0) | |
290ad355 | 2311 | |
1bc7c5b6 ZW |
2312 | #define TARGET_ASM_FILE_START rs6000_file_start |
2313 | ||
f045b2c9 RS |
2314 | /* Output to assembler file text saying following lines |
2315 | may contain character constants, extra white space, comments, etc. */ | |
2316 | ||
2317 | #define ASM_APP_ON "" | |
2318 | ||
2319 | /* Output to assembler file text saying following lines | |
2320 | no longer contain unusual constructs. */ | |
2321 | ||
2322 | #define ASM_APP_OFF "" | |
2323 | ||
f045b2c9 RS |
2324 | /* How to refer to registers in assembler output. |
2325 | This sequence is indexed by compiler's hard-register-number (see above). */ | |
2326 | ||
82e41834 | 2327 | extern char rs6000_reg_names[][8]; /* register names (0 vs. %r0). */ |
c81bebd7 MM |
2328 | |
2329 | #define REGISTER_NAMES \ | |
2330 | { \ | |
2331 | &rs6000_reg_names[ 0][0], /* r0 */ \ | |
2332 | &rs6000_reg_names[ 1][0], /* r1 */ \ | |
2333 | &rs6000_reg_names[ 2][0], /* r2 */ \ | |
2334 | &rs6000_reg_names[ 3][0], /* r3 */ \ | |
2335 | &rs6000_reg_names[ 4][0], /* r4 */ \ | |
2336 | &rs6000_reg_names[ 5][0], /* r5 */ \ | |
2337 | &rs6000_reg_names[ 6][0], /* r6 */ \ | |
2338 | &rs6000_reg_names[ 7][0], /* r7 */ \ | |
2339 | &rs6000_reg_names[ 8][0], /* r8 */ \ | |
2340 | &rs6000_reg_names[ 9][0], /* r9 */ \ | |
2341 | &rs6000_reg_names[10][0], /* r10 */ \ | |
2342 | &rs6000_reg_names[11][0], /* r11 */ \ | |
2343 | &rs6000_reg_names[12][0], /* r12 */ \ | |
2344 | &rs6000_reg_names[13][0], /* r13 */ \ | |
2345 | &rs6000_reg_names[14][0], /* r14 */ \ | |
2346 | &rs6000_reg_names[15][0], /* r15 */ \ | |
2347 | &rs6000_reg_names[16][0], /* r16 */ \ | |
2348 | &rs6000_reg_names[17][0], /* r17 */ \ | |
2349 | &rs6000_reg_names[18][0], /* r18 */ \ | |
2350 | &rs6000_reg_names[19][0], /* r19 */ \ | |
2351 | &rs6000_reg_names[20][0], /* r20 */ \ | |
2352 | &rs6000_reg_names[21][0], /* r21 */ \ | |
2353 | &rs6000_reg_names[22][0], /* r22 */ \ | |
2354 | &rs6000_reg_names[23][0], /* r23 */ \ | |
2355 | &rs6000_reg_names[24][0], /* r24 */ \ | |
2356 | &rs6000_reg_names[25][0], /* r25 */ \ | |
2357 | &rs6000_reg_names[26][0], /* r26 */ \ | |
2358 | &rs6000_reg_names[27][0], /* r27 */ \ | |
2359 | &rs6000_reg_names[28][0], /* r28 */ \ | |
2360 | &rs6000_reg_names[29][0], /* r29 */ \ | |
2361 | &rs6000_reg_names[30][0], /* r30 */ \ | |
2362 | &rs6000_reg_names[31][0], /* r31 */ \ | |
2363 | \ | |
2364 | &rs6000_reg_names[32][0], /* fr0 */ \ | |
2365 | &rs6000_reg_names[33][0], /* fr1 */ \ | |
2366 | &rs6000_reg_names[34][0], /* fr2 */ \ | |
2367 | &rs6000_reg_names[35][0], /* fr3 */ \ | |
2368 | &rs6000_reg_names[36][0], /* fr4 */ \ | |
2369 | &rs6000_reg_names[37][0], /* fr5 */ \ | |
2370 | &rs6000_reg_names[38][0], /* fr6 */ \ | |
2371 | &rs6000_reg_names[39][0], /* fr7 */ \ | |
2372 | &rs6000_reg_names[40][0], /* fr8 */ \ | |
2373 | &rs6000_reg_names[41][0], /* fr9 */ \ | |
2374 | &rs6000_reg_names[42][0], /* fr10 */ \ | |
2375 | &rs6000_reg_names[43][0], /* fr11 */ \ | |
2376 | &rs6000_reg_names[44][0], /* fr12 */ \ | |
2377 | &rs6000_reg_names[45][0], /* fr13 */ \ | |
2378 | &rs6000_reg_names[46][0], /* fr14 */ \ | |
2379 | &rs6000_reg_names[47][0], /* fr15 */ \ | |
2380 | &rs6000_reg_names[48][0], /* fr16 */ \ | |
2381 | &rs6000_reg_names[49][0], /* fr17 */ \ | |
2382 | &rs6000_reg_names[50][0], /* fr18 */ \ | |
2383 | &rs6000_reg_names[51][0], /* fr19 */ \ | |
2384 | &rs6000_reg_names[52][0], /* fr20 */ \ | |
2385 | &rs6000_reg_names[53][0], /* fr21 */ \ | |
2386 | &rs6000_reg_names[54][0], /* fr22 */ \ | |
2387 | &rs6000_reg_names[55][0], /* fr23 */ \ | |
2388 | &rs6000_reg_names[56][0], /* fr24 */ \ | |
2389 | &rs6000_reg_names[57][0], /* fr25 */ \ | |
2390 | &rs6000_reg_names[58][0], /* fr26 */ \ | |
2391 | &rs6000_reg_names[59][0], /* fr27 */ \ | |
2392 | &rs6000_reg_names[60][0], /* fr28 */ \ | |
2393 | &rs6000_reg_names[61][0], /* fr29 */ \ | |
2394 | &rs6000_reg_names[62][0], /* fr30 */ \ | |
2395 | &rs6000_reg_names[63][0], /* fr31 */ \ | |
2396 | \ | |
462f7901 | 2397 | &rs6000_reg_names[64][0], /* was mq */ \ |
c81bebd7 MM |
2398 | &rs6000_reg_names[65][0], /* lr */ \ |
2399 | &rs6000_reg_names[66][0], /* ctr */ \ | |
2400 | &rs6000_reg_names[67][0], /* ap */ \ | |
2401 | \ | |
2402 | &rs6000_reg_names[68][0], /* cr0 */ \ | |
2403 | &rs6000_reg_names[69][0], /* cr1 */ \ | |
2404 | &rs6000_reg_names[70][0], /* cr2 */ \ | |
2405 | &rs6000_reg_names[71][0], /* cr3 */ \ | |
2406 | &rs6000_reg_names[72][0], /* cr4 */ \ | |
2407 | &rs6000_reg_names[73][0], /* cr5 */ \ | |
2408 | &rs6000_reg_names[74][0], /* cr6 */ \ | |
2409 | &rs6000_reg_names[75][0], /* cr7 */ \ | |
802a0058 | 2410 | \ |
f6b5d695 | 2411 | &rs6000_reg_names[76][0], /* ca */ \ |
0ac081f6 AH |
2412 | \ |
2413 | &rs6000_reg_names[77][0], /* v0 */ \ | |
2414 | &rs6000_reg_names[78][0], /* v1 */ \ | |
2415 | &rs6000_reg_names[79][0], /* v2 */ \ | |
2416 | &rs6000_reg_names[80][0], /* v3 */ \ | |
2417 | &rs6000_reg_names[81][0], /* v4 */ \ | |
2418 | &rs6000_reg_names[82][0], /* v5 */ \ | |
2419 | &rs6000_reg_names[83][0], /* v6 */ \ | |
2420 | &rs6000_reg_names[84][0], /* v7 */ \ | |
2421 | &rs6000_reg_names[85][0], /* v8 */ \ | |
2422 | &rs6000_reg_names[86][0], /* v9 */ \ | |
2423 | &rs6000_reg_names[87][0], /* v10 */ \ | |
2424 | &rs6000_reg_names[88][0], /* v11 */ \ | |
2425 | &rs6000_reg_names[89][0], /* v12 */ \ | |
2426 | &rs6000_reg_names[90][0], /* v13 */ \ | |
2427 | &rs6000_reg_names[91][0], /* v14 */ \ | |
2428 | &rs6000_reg_names[92][0], /* v15 */ \ | |
2429 | &rs6000_reg_names[93][0], /* v16 */ \ | |
2430 | &rs6000_reg_names[94][0], /* v17 */ \ | |
2431 | &rs6000_reg_names[95][0], /* v18 */ \ | |
2432 | &rs6000_reg_names[96][0], /* v19 */ \ | |
2433 | &rs6000_reg_names[97][0], /* v20 */ \ | |
2434 | &rs6000_reg_names[98][0], /* v21 */ \ | |
2435 | &rs6000_reg_names[99][0], /* v22 */ \ | |
2436 | &rs6000_reg_names[100][0], /* v23 */ \ | |
2437 | &rs6000_reg_names[101][0], /* v24 */ \ | |
2438 | &rs6000_reg_names[102][0], /* v25 */ \ | |
2439 | &rs6000_reg_names[103][0], /* v26 */ \ | |
2440 | &rs6000_reg_names[104][0], /* v27 */ \ | |
2441 | &rs6000_reg_names[105][0], /* v28 */ \ | |
2442 | &rs6000_reg_names[106][0], /* v29 */ \ | |
2443 | &rs6000_reg_names[107][0], /* v30 */ \ | |
2444 | &rs6000_reg_names[108][0], /* v31 */ \ | |
2445 | &rs6000_reg_names[109][0], /* vrsave */ \ | |
5f004351 | 2446 | &rs6000_reg_names[110][0], /* vscr */ \ |
a3170dc6 AH |
2447 | &rs6000_reg_names[111][0], /* spe_acc */ \ |
2448 | &rs6000_reg_names[112][0], /* spefscr */ \ | |
7d5175e1 | 2449 | &rs6000_reg_names[113][0], /* sfp */ \ |
0258b6e4 PB |
2450 | &rs6000_reg_names[114][0], /* tfhar */ \ |
2451 | &rs6000_reg_names[115][0], /* tfiar */ \ | |
2452 | &rs6000_reg_names[116][0], /* texasr */ \ | |
23742a9e RAR |
2453 | \ |
2454 | &rs6000_reg_names[117][0], /* SPE rh0. */ \ | |
2455 | &rs6000_reg_names[118][0], /* SPE rh1. */ \ | |
2456 | &rs6000_reg_names[119][0], /* SPE rh2. */ \ | |
2457 | &rs6000_reg_names[120][0], /* SPE rh3. */ \ | |
2458 | &rs6000_reg_names[121][0], /* SPE rh4. */ \ | |
2459 | &rs6000_reg_names[122][0], /* SPE rh5. */ \ | |
2460 | &rs6000_reg_names[123][0], /* SPE rh6. */ \ | |
2461 | &rs6000_reg_names[124][0], /* SPE rh7. */ \ | |
2462 | &rs6000_reg_names[125][0], /* SPE rh8. */ \ | |
2463 | &rs6000_reg_names[126][0], /* SPE rh9. */ \ | |
2464 | &rs6000_reg_names[127][0], /* SPE rh10. */ \ | |
2465 | &rs6000_reg_names[128][0], /* SPE rh11. */ \ | |
2466 | &rs6000_reg_names[129][0], /* SPE rh12. */ \ | |
2467 | &rs6000_reg_names[130][0], /* SPE rh13. */ \ | |
2468 | &rs6000_reg_names[131][0], /* SPE rh14. */ \ | |
2469 | &rs6000_reg_names[132][0], /* SPE rh15. */ \ | |
2470 | &rs6000_reg_names[133][0], /* SPE rh16. */ \ | |
2471 | &rs6000_reg_names[134][0], /* SPE rh17. */ \ | |
2472 | &rs6000_reg_names[135][0], /* SPE rh18. */ \ | |
2473 | &rs6000_reg_names[136][0], /* SPE rh19. */ \ | |
2474 | &rs6000_reg_names[137][0], /* SPE rh20. */ \ | |
2475 | &rs6000_reg_names[138][0], /* SPE rh21. */ \ | |
2476 | &rs6000_reg_names[139][0], /* SPE rh22. */ \ | |
2477 | &rs6000_reg_names[140][0], /* SPE rh22. */ \ | |
2478 | &rs6000_reg_names[141][0], /* SPE rh24. */ \ | |
2479 | &rs6000_reg_names[142][0], /* SPE rh25. */ \ | |
2480 | &rs6000_reg_names[143][0], /* SPE rh26. */ \ | |
2481 | &rs6000_reg_names[144][0], /* SPE rh27. */ \ | |
2482 | &rs6000_reg_names[145][0], /* SPE rh28. */ \ | |
2483 | &rs6000_reg_names[146][0], /* SPE rh29. */ \ | |
2484 | &rs6000_reg_names[147][0], /* SPE rh30. */ \ | |
2485 | &rs6000_reg_names[148][0], /* SPE rh31. */ \ | |
c81bebd7 MM |
2486 | } |
2487 | ||
f045b2c9 RS |
2488 | /* Table of additional register names to use in user input. */ |
2489 | ||
2490 | #define ADDITIONAL_REGISTER_NAMES \ | |
c4d38ccb MM |
2491 | {{"r0", 0}, {"r1", 1}, {"r2", 2}, {"r3", 3}, \ |
2492 | {"r4", 4}, {"r5", 5}, {"r6", 6}, {"r7", 7}, \ | |
2493 | {"r8", 8}, {"r9", 9}, {"r10", 10}, {"r11", 11}, \ | |
2494 | {"r12", 12}, {"r13", 13}, {"r14", 14}, {"r15", 15}, \ | |
2495 | {"r16", 16}, {"r17", 17}, {"r18", 18}, {"r19", 19}, \ | |
2496 | {"r20", 20}, {"r21", 21}, {"r22", 22}, {"r23", 23}, \ | |
2497 | {"r24", 24}, {"r25", 25}, {"r26", 26}, {"r27", 27}, \ | |
2498 | {"r28", 28}, {"r29", 29}, {"r30", 30}, {"r31", 31}, \ | |
2499 | {"fr0", 32}, {"fr1", 33}, {"fr2", 34}, {"fr3", 35}, \ | |
2500 | {"fr4", 36}, {"fr5", 37}, {"fr6", 38}, {"fr7", 39}, \ | |
2501 | {"fr8", 40}, {"fr9", 41}, {"fr10", 42}, {"fr11", 43}, \ | |
2502 | {"fr12", 44}, {"fr13", 45}, {"fr14", 46}, {"fr15", 47}, \ | |
2503 | {"fr16", 48}, {"fr17", 49}, {"fr18", 50}, {"fr19", 51}, \ | |
2504 | {"fr20", 52}, {"fr21", 53}, {"fr22", 54}, {"fr23", 55}, \ | |
2505 | {"fr24", 56}, {"fr25", 57}, {"fr26", 58}, {"fr27", 59}, \ | |
2506 | {"fr28", 60}, {"fr29", 61}, {"fr30", 62}, {"fr31", 63}, \ | |
0ac081f6 AH |
2507 | {"v0", 77}, {"v1", 78}, {"v2", 79}, {"v3", 80}, \ |
2508 | {"v4", 81}, {"v5", 82}, {"v6", 83}, {"v7", 84}, \ | |
2509 | {"v8", 85}, {"v9", 86}, {"v10", 87}, {"v11", 88}, \ | |
2510 | {"v12", 89}, {"v13", 90}, {"v14", 91}, {"v15", 92}, \ | |
2511 | {"v16", 93}, {"v17", 94}, {"v18", 95}, {"v19", 96}, \ | |
2512 | {"v20", 97}, {"v21", 98}, {"v22", 99}, {"v23", 100}, \ | |
2513 | {"v24", 101},{"v25", 102},{"v26", 103},{"v27", 104}, \ | |
2514 | {"v28", 105},{"v29", 106},{"v30", 107},{"v31", 108}, \ | |
5f004351 | 2515 | {"vrsave", 109}, {"vscr", 110}, \ |
a3170dc6 | 2516 | {"spe_acc", 111}, {"spefscr", 112}, \ |
462f7901 | 2517 | /* no additional names for: lr, ctr, ap */ \ |
c4d38ccb MM |
2518 | {"cr0", 68}, {"cr1", 69}, {"cr2", 70}, {"cr3", 71}, \ |
2519 | {"cr4", 72}, {"cr5", 73}, {"cr6", 74}, {"cr7", 75}, \ | |
cacf1ca8 | 2520 | {"cc", 68}, {"sp", 1}, {"toc", 2}, \ |
f6b5d695 SB |
2521 | /* CA is only part of XER, but we do not model the other parts (yet). */ \ |
2522 | {"xer", 76}, \ | |
cacf1ca8 MM |
2523 | /* VSX registers overlaid on top of FR, Altivec registers */ \ |
2524 | {"vs0", 32}, {"vs1", 33}, {"vs2", 34}, {"vs3", 35}, \ | |
2525 | {"vs4", 36}, {"vs5", 37}, {"vs6", 38}, {"vs7", 39}, \ | |
2526 | {"vs8", 40}, {"vs9", 41}, {"vs10", 42}, {"vs11", 43}, \ | |
2527 | {"vs12", 44}, {"vs13", 45}, {"vs14", 46}, {"vs15", 47}, \ | |
2528 | {"vs16", 48}, {"vs17", 49}, {"vs18", 50}, {"vs19", 51}, \ | |
2529 | {"vs20", 52}, {"vs21", 53}, {"vs22", 54}, {"vs23", 55}, \ | |
2530 | {"vs24", 56}, {"vs25", 57}, {"vs26", 58}, {"vs27", 59}, \ | |
2531 | {"vs28", 60}, {"vs29", 61}, {"vs30", 62}, {"vs31", 63}, \ | |
2532 | {"vs32", 77}, {"vs33", 78}, {"vs34", 79}, {"vs35", 80}, \ | |
2533 | {"vs36", 81}, {"vs37", 82}, {"vs38", 83}, {"vs39", 84}, \ | |
2534 | {"vs40", 85}, {"vs41", 86}, {"vs42", 87}, {"vs43", 88}, \ | |
2535 | {"vs44", 89}, {"vs45", 90}, {"vs46", 91}, {"vs47", 92}, \ | |
2536 | {"vs48", 93}, {"vs49", 94}, {"vs50", 95}, {"vs51", 96}, \ | |
2537 | {"vs52", 97}, {"vs53", 98}, {"vs54", 99}, {"vs55", 100}, \ | |
2538 | {"vs56", 101},{"vs57", 102},{"vs58", 103},{"vs59", 104}, \ | |
0258b6e4 PB |
2539 | {"vs60", 105},{"vs61", 106},{"vs62", 107},{"vs63", 108}, \ |
2540 | /* Transactional Memory Facility (HTM) Registers. */ \ | |
23742a9e RAR |
2541 | {"tfhar", 114}, {"tfiar", 115}, {"texasr", 116}, \ |
2542 | /* SPE high registers. */ \ | |
2543 | {"rh0", 117}, {"rh1", 118}, {"rh2", 119}, {"rh3", 120}, \ | |
2544 | {"rh4", 121}, {"rh5", 122}, {"rh6", 123}, {"rh7", 124}, \ | |
2545 | {"rh8", 125}, {"rh9", 126}, {"rh10", 127}, {"rh11", 128}, \ | |
2546 | {"rh12", 129}, {"rh13", 130}, {"rh14", 131}, {"rh15", 132}, \ | |
2547 | {"rh16", 133}, {"rh17", 134}, {"rh18", 135}, {"rh19", 136}, \ | |
2548 | {"rh20", 137}, {"rh21", 138}, {"rh22", 139}, {"rh23", 140}, \ | |
2549 | {"rh24", 141}, {"rh25", 142}, {"rh26", 143}, {"rh27", 144}, \ | |
2550 | {"rh28", 145}, {"rh29", 146}, {"rh30", 147}, {"rh31", 148}, \ | |
2551 | } | |
f045b2c9 | 2552 | |
f045b2c9 RS |
2553 | /* This is how to output an element of a case-vector that is relative. */ |
2554 | ||
e1565e65 | 2555 | #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \ |
3daf36a4 | 2556 | do { char buf[100]; \ |
e1565e65 | 2557 | fputs ("\t.long ", FILE); \ |
3daf36a4 ILT |
2558 | ASM_GENERATE_INTERNAL_LABEL (buf, "L", VALUE); \ |
2559 | assemble_name (FILE, buf); \ | |
19d2d16f | 2560 | putc ('-', FILE); \ |
3daf36a4 ILT |
2561 | ASM_GENERATE_INTERNAL_LABEL (buf, "L", REL); \ |
2562 | assemble_name (FILE, buf); \ | |
19d2d16f | 2563 | putc ('\n', FILE); \ |
3daf36a4 | 2564 | } while (0) |
f045b2c9 RS |
2565 | |
2566 | /* This is how to output an assembler line | |
2567 | that says to advance the location counter | |
2568 | to a multiple of 2**LOG bytes. */ | |
2569 | ||
2570 | #define ASM_OUTPUT_ALIGN(FILE,LOG) \ | |
2571 | if ((LOG) != 0) \ | |
2572 | fprintf (FILE, "\t.align %d\n", (LOG)) | |
2573 | ||
58082ff6 PH |
2574 | /* How to align the given loop. */ |
2575 | #define LOOP_ALIGN(LABEL) rs6000_loop_align(LABEL) | |
2576 | ||
d28073d4 BS |
2577 | /* Alignment guaranteed by __builtin_malloc. */ |
2578 | /* FIXME: 128-bit alignment is guaranteed by glibc for TARGET_64BIT. | |
2579 | However, specifying the stronger guarantee currently leads to | |
2580 | a regression in SPEC CPU2006 437.leslie3d. The stronger | |
2581 | guarantee should be implemented here once that's fixed. */ | |
2582 | #define MALLOC_ABI_ALIGNMENT (64) | |
2583 | ||
9ebbca7d GK |
2584 | /* Pick up the return address upon entry to a procedure. Used for |
2585 | dwarf2 unwind information. This also enables the table driven | |
2586 | mechanism. */ | |
2587 | ||
1de43f85 DE |
2588 | #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LR_REGNO) |
2589 | #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LR_REGNO) | |
9ebbca7d | 2590 | |
83720594 RH |
2591 | /* Describe how we implement __builtin_eh_return. */ |
2592 | #define EH_RETURN_DATA_REGNO(N) ((N) < 4 ? (N) + 3 : INVALID_REGNUM) | |
2593 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 10) | |
2594 | ||
f045b2c9 RS |
2595 | /* Print operand X (an rtx) in assembler syntax to file FILE. |
2596 | CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified. | |
2597 | For `%' followed by punctuation, CODE is the punctuation and X is null. */ | |
2598 | ||
2599 | #define PRINT_OPERAND(FILE, X, CODE) print_operand (FILE, X, CODE) | |
2600 | ||
2601 | /* Define which CODE values are valid. */ | |
2602 | ||
3cf437d4 | 2603 | #define PRINT_OPERAND_PUNCT_VALID_P(CODE) ((CODE) == '&') |
f045b2c9 RS |
2604 | |
2605 | /* Print a memory address as an operand to reference that memory location. */ | |
2606 | ||
2607 | #define PRINT_OPERAND_ADDRESS(FILE, ADDR) print_operand_address (FILE, ADDR) | |
2608 | ||
c82846bc DE |
2609 | /* For switching between functions with different target attributes. */ |
2610 | #define SWITCHABLE_TARGET 1 | |
2611 | ||
b6c9286a MM |
2612 | /* uncomment for disabling the corresponding default options */ |
2613 | /* #define MACHINE_no_sched_interblock */ | |
2614 | /* #define MACHINE_no_sched_speculative */ | |
2615 | /* #define MACHINE_no_sched_speculative_load */ | |
2616 | ||
766a866c | 2617 | /* General flags. */ |
a7df97e6 | 2618 | extern int frame_pointer_needed; |
0ac081f6 | 2619 | |
7fa14a01 MM |
2620 | /* Classification of the builtin functions as to which switches enable the |
2621 | builtin, and what attributes it should have. We used to use the target | |
2622 | flags macros, but we've run out of bits, so we now map the options into new | |
2623 | settings used here. */ | |
2624 | ||
2625 | /* Builtin attributes. */ | |
2626 | #define RS6000_BTC_SPECIAL 0x00000000 /* Special function. */ | |
2627 | #define RS6000_BTC_UNARY 0x00000001 /* normal unary function. */ | |
2628 | #define RS6000_BTC_BINARY 0x00000002 /* normal binary function. */ | |
2629 | #define RS6000_BTC_TERNARY 0x00000003 /* normal ternary function. */ | |
2630 | #define RS6000_BTC_PREDICATE 0x00000004 /* predicate function. */ | |
2631 | #define RS6000_BTC_ABS 0x00000005 /* Altivec/VSX ABS function. */ | |
2632 | #define RS6000_BTC_EVSEL 0x00000006 /* SPE EVSEL function. */ | |
2633 | #define RS6000_BTC_DST 0x00000007 /* Altivec DST function. */ | |
2634 | #define RS6000_BTC_TYPE_MASK 0x0000000f /* Mask to isolate types */ | |
2635 | ||
2636 | #define RS6000_BTC_MISC 0x00000000 /* No special attributes. */ | |
2637 | #define RS6000_BTC_CONST 0x00000100 /* uses no global state. */ | |
2638 | #define RS6000_BTC_PURE 0x00000200 /* reads global state/mem. */ | |
2639 | #define RS6000_BTC_FP 0x00000400 /* depends on rounding mode. */ | |
2640 | #define RS6000_BTC_ATTR_MASK 0x00000700 /* Mask of the attributes. */ | |
2641 | ||
2642 | /* Miscellaneous information. */ | |
0258b6e4 PB |
2643 | #define RS6000_BTC_SPR 0x01000000 /* function references SPRs. */ |
2644 | #define RS6000_BTC_VOID 0x02000000 /* function has no return value. */ | |
01f61a78 PB |
2645 | #define RS6000_BTC_CR 0x04000000 /* function references a CR. */ |
2646 | #define RS6000_BTC_OVERLOADED 0x08000000 /* function is overloaded. */ | |
0258b6e4 | 2647 | #define RS6000_BTC_MISC_MASK 0x1f000000 /* Mask of the misc info. */ |
1c9df37c MM |
2648 | |
2649 | /* Convenience macros to document the instruction type. */ | |
7fa14a01 MM |
2650 | #define RS6000_BTC_MEM RS6000_BTC_MISC /* load/store touches mem. */ |
2651 | #define RS6000_BTC_SAT RS6000_BTC_MISC /* saturate sets VSCR. */ | |
2652 | ||
2653 | /* Builtin targets. For now, we reuse the masks for those options that are in | |
8241efd1 PB |
2654 | target flags, and pick three random bits for SPE, paired and ldbl128 which |
2655 | aren't in target_flags. */ | |
4b705221 | 2656 | #define RS6000_BTM_ALWAYS 0 /* Always enabled. */ |
7fa14a01 MM |
2657 | #define RS6000_BTM_ALTIVEC MASK_ALTIVEC /* VMX/altivec vectors. */ |
2658 | #define RS6000_BTM_VSX MASK_VSX /* VSX (vector/scalar). */ | |
f62511da MM |
2659 | #define RS6000_BTM_P8_VECTOR MASK_P8_VECTOR /* ISA 2.07 vector. */ |
2660 | #define RS6000_BTM_CRYPTO MASK_CRYPTO /* crypto funcs. */ | |
0258b6e4 | 2661 | #define RS6000_BTM_HTM MASK_HTM /* hardware TM funcs. */ |
7fa14a01 MM |
2662 | #define RS6000_BTM_SPE MASK_STRING /* E500 */ |
2663 | #define RS6000_BTM_PAIRED MASK_MULHW /* 750CL paired insns. */ | |
2664 | #define RS6000_BTM_FRE MASK_POPCNTB /* FRE instruction. */ | |
2665 | #define RS6000_BTM_FRES MASK_PPC_GFXOPT /* FRES instruction. */ | |
2666 | #define RS6000_BTM_FRSQRTE MASK_PPC_GFXOPT /* FRSQRTE instruction. */ | |
2667 | #define RS6000_BTM_FRSQRTES MASK_POPCNTB /* FRSQRTES instruction. */ | |
2668 | #define RS6000_BTM_POPCNTD MASK_POPCNTD /* Target supports ISA 2.06. */ | |
7fa14a01 | 2669 | #define RS6000_BTM_CELL MASK_FPRND /* Target is cell powerpc. */ |
06b39289 | 2670 | #define RS6000_BTM_DFP MASK_DFP /* Decimal floating point. */ |
f93bc5b3 | 2671 | #define RS6000_BTM_HARD_FLOAT MASK_SOFT_FLOAT /* Hardware floating point. */ |
8241efd1 | 2672 | #define RS6000_BTM_LDBL128 MASK_MULTIPLE /* 128-bit long double. */ |
7fa14a01 MM |
2673 | |
2674 | #define RS6000_BTM_COMMON (RS6000_BTM_ALTIVEC \ | |
2675 | | RS6000_BTM_VSX \ | |
f62511da MM |
2676 | | RS6000_BTM_P8_VECTOR \ |
2677 | | RS6000_BTM_CRYPTO \ | |
7fa14a01 MM |
2678 | | RS6000_BTM_FRE \ |
2679 | | RS6000_BTM_FRES \ | |
2680 | | RS6000_BTM_FRSQRTE \ | |
2681 | | RS6000_BTM_FRSQRTES \ | |
0258b6e4 | 2682 | | RS6000_BTM_HTM \ |
7fa14a01 | 2683 | | RS6000_BTM_POPCNTD \ |
06b39289 | 2684 | | RS6000_BTM_CELL \ |
f93bc5b3 | 2685 | | RS6000_BTM_DFP \ |
8241efd1 | 2686 | | RS6000_BTM_HARD_FLOAT \ |
006df05d | 2687 | | RS6000_BTM_LDBL128) |
7fa14a01 MM |
2688 | |
2689 | /* Define builtin enum index. */ | |
2690 | ||
2691 | #undef RS6000_BUILTIN_1 | |
2692 | #undef RS6000_BUILTIN_2 | |
2693 | #undef RS6000_BUILTIN_3 | |
2694 | #undef RS6000_BUILTIN_A | |
2695 | #undef RS6000_BUILTIN_D | |
2696 | #undef RS6000_BUILTIN_E | |
0258b6e4 | 2697 | #undef RS6000_BUILTIN_H |
7fa14a01 MM |
2698 | #undef RS6000_BUILTIN_P |
2699 | #undef RS6000_BUILTIN_Q | |
2700 | #undef RS6000_BUILTIN_S | |
2701 | #undef RS6000_BUILTIN_X | |
2702 | ||
2703 | #define RS6000_BUILTIN_1(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2704 | #define RS6000_BUILTIN_2(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2705 | #define RS6000_BUILTIN_3(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2706 | #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2707 | #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2708 | #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
0258b6e4 | 2709 | #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE) ENUM, |
7fa14a01 MM |
2710 | #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE) ENUM, |
2711 | #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2712 | #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
2713 | #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE) ENUM, | |
1c9df37c | 2714 | |
0ac081f6 AH |
2715 | enum rs6000_builtins |
2716 | { | |
1c9df37c | 2717 | #include "rs6000-builtin.def" |
a72c65c7 | 2718 | |
58646b77 PB |
2719 | RS6000_BUILTIN_COUNT |
2720 | }; | |
2721 | ||
7fa14a01 MM |
2722 | #undef RS6000_BUILTIN_1 |
2723 | #undef RS6000_BUILTIN_2 | |
2724 | #undef RS6000_BUILTIN_3 | |
2725 | #undef RS6000_BUILTIN_A | |
2726 | #undef RS6000_BUILTIN_D | |
2727 | #undef RS6000_BUILTIN_E | |
0258b6e4 | 2728 | #undef RS6000_BUILTIN_H |
7fa14a01 MM |
2729 | #undef RS6000_BUILTIN_P |
2730 | #undef RS6000_BUILTIN_Q | |
2731 | #undef RS6000_BUILTIN_S | |
2732 | #undef RS6000_BUILTIN_X | |
1c9df37c | 2733 | |
58646b77 PB |
2734 | enum rs6000_builtin_type_index |
2735 | { | |
2736 | RS6000_BTI_NOT_OPAQUE, | |
2737 | RS6000_BTI_opaque_V2SI, | |
2738 | RS6000_BTI_opaque_V2SF, | |
2739 | RS6000_BTI_opaque_p_V2SI, | |
2740 | RS6000_BTI_opaque_V4SI, | |
2741 | RS6000_BTI_V16QI, | |
a16a872d | 2742 | RS6000_BTI_V1TI, |
58646b77 PB |
2743 | RS6000_BTI_V2SI, |
2744 | RS6000_BTI_V2SF, | |
a72c65c7 MM |
2745 | RS6000_BTI_V2DI, |
2746 | RS6000_BTI_V2DF, | |
58646b77 PB |
2747 | RS6000_BTI_V4HI, |
2748 | RS6000_BTI_V4SI, | |
2749 | RS6000_BTI_V4SF, | |
2750 | RS6000_BTI_V8HI, | |
2751 | RS6000_BTI_unsigned_V16QI, | |
a16a872d | 2752 | RS6000_BTI_unsigned_V1TI, |
58646b77 PB |
2753 | RS6000_BTI_unsigned_V8HI, |
2754 | RS6000_BTI_unsigned_V4SI, | |
a72c65c7 | 2755 | RS6000_BTI_unsigned_V2DI, |
58646b77 PB |
2756 | RS6000_BTI_bool_char, /* __bool char */ |
2757 | RS6000_BTI_bool_short, /* __bool short */ | |
2758 | RS6000_BTI_bool_int, /* __bool int */ | |
a72c65c7 | 2759 | RS6000_BTI_bool_long, /* __bool long */ |
58646b77 PB |
2760 | RS6000_BTI_pixel, /* __pixel */ |
2761 | RS6000_BTI_bool_V16QI, /* __vector __bool char */ | |
2762 | RS6000_BTI_bool_V8HI, /* __vector __bool short */ | |
2763 | RS6000_BTI_bool_V4SI, /* __vector __bool int */ | |
a72c65c7 | 2764 | RS6000_BTI_bool_V2DI, /* __vector __bool long */ |
58646b77 PB |
2765 | RS6000_BTI_pixel_V8HI, /* __vector __pixel */ |
2766 | RS6000_BTI_long, /* long_integer_type_node */ | |
2767 | RS6000_BTI_unsigned_long, /* long_unsigned_type_node */ | |
c9485473 MM |
2768 | RS6000_BTI_long_long, /* long_long_integer_type_node */ |
2769 | RS6000_BTI_unsigned_long_long, /* long_long_unsigned_type_node */ | |
58646b77 PB |
2770 | RS6000_BTI_INTQI, /* intQI_type_node */ |
2771 | RS6000_BTI_UINTQI, /* unsigned_intQI_type_node */ | |
2772 | RS6000_BTI_INTHI, /* intHI_type_node */ | |
2773 | RS6000_BTI_UINTHI, /* unsigned_intHI_type_node */ | |
2774 | RS6000_BTI_INTSI, /* intSI_type_node */ | |
2775 | RS6000_BTI_UINTSI, /* unsigned_intSI_type_node */ | |
a72c65c7 MM |
2776 | RS6000_BTI_INTDI, /* intDI_type_node */ |
2777 | RS6000_BTI_UINTDI, /* unsigned_intDI_type_node */ | |
a16a872d MM |
2778 | RS6000_BTI_INTTI, /* intTI_type_node */ |
2779 | RS6000_BTI_UINTTI, /* unsigned_intTI_type_node */ | |
58646b77 | 2780 | RS6000_BTI_float, /* float_type_node */ |
a72c65c7 | 2781 | RS6000_BTI_double, /* double_type_node */ |
06b39289 MM |
2782 | RS6000_BTI_long_double, /* long_double_type_node */ |
2783 | RS6000_BTI_dfloat64, /* dfloat64_type_node */ | |
2784 | RS6000_BTI_dfloat128, /* dfloat128_type_node */ | |
58646b77 | 2785 | RS6000_BTI_void, /* void_type_node */ |
6712d6fd MM |
2786 | RS6000_BTI_ieee128_float, /* ieee 128-bit floating point */ |
2787 | RS6000_BTI_ibm128_float, /* IBM 128-bit floating point */ | |
58646b77 | 2788 | RS6000_BTI_MAX |
0ac081f6 | 2789 | }; |
58646b77 PB |
2790 | |
2791 | ||
2792 | #define opaque_V2SI_type_node (rs6000_builtin_types[RS6000_BTI_opaque_V2SI]) | |
2793 | #define opaque_V2SF_type_node (rs6000_builtin_types[RS6000_BTI_opaque_V2SF]) | |
2794 | #define opaque_p_V2SI_type_node (rs6000_builtin_types[RS6000_BTI_opaque_p_V2SI]) | |
2795 | #define opaque_V4SI_type_node (rs6000_builtin_types[RS6000_BTI_opaque_V4SI]) | |
2796 | #define V16QI_type_node (rs6000_builtin_types[RS6000_BTI_V16QI]) | |
a16a872d | 2797 | #define V1TI_type_node (rs6000_builtin_types[RS6000_BTI_V1TI]) |
a72c65c7 MM |
2798 | #define V2DI_type_node (rs6000_builtin_types[RS6000_BTI_V2DI]) |
2799 | #define V2DF_type_node (rs6000_builtin_types[RS6000_BTI_V2DF]) | |
58646b77 PB |
2800 | #define V2SI_type_node (rs6000_builtin_types[RS6000_BTI_V2SI]) |
2801 | #define V2SF_type_node (rs6000_builtin_types[RS6000_BTI_V2SF]) | |
2802 | #define V4HI_type_node (rs6000_builtin_types[RS6000_BTI_V4HI]) | |
2803 | #define V4SI_type_node (rs6000_builtin_types[RS6000_BTI_V4SI]) | |
2804 | #define V4SF_type_node (rs6000_builtin_types[RS6000_BTI_V4SF]) | |
2805 | #define V8HI_type_node (rs6000_builtin_types[RS6000_BTI_V8HI]) | |
2806 | #define unsigned_V16QI_type_node (rs6000_builtin_types[RS6000_BTI_unsigned_V16QI]) | |
a16a872d | 2807 | #define unsigned_V1TI_type_node (rs6000_builtin_types[RS6000_BTI_unsigned_V1TI]) |
58646b77 PB |
2808 | #define unsigned_V8HI_type_node (rs6000_builtin_types[RS6000_BTI_unsigned_V8HI]) |
2809 | #define unsigned_V4SI_type_node (rs6000_builtin_types[RS6000_BTI_unsigned_V4SI]) | |
a72c65c7 | 2810 | #define unsigned_V2DI_type_node (rs6000_builtin_types[RS6000_BTI_unsigned_V2DI]) |
58646b77 PB |
2811 | #define bool_char_type_node (rs6000_builtin_types[RS6000_BTI_bool_char]) |
2812 | #define bool_short_type_node (rs6000_builtin_types[RS6000_BTI_bool_short]) | |
2813 | #define bool_int_type_node (rs6000_builtin_types[RS6000_BTI_bool_int]) | |
a72c65c7 | 2814 | #define bool_long_type_node (rs6000_builtin_types[RS6000_BTI_bool_long]) |
58646b77 PB |
2815 | #define pixel_type_node (rs6000_builtin_types[RS6000_BTI_pixel]) |
2816 | #define bool_V16QI_type_node (rs6000_builtin_types[RS6000_BTI_bool_V16QI]) | |
2817 | #define bool_V8HI_type_node (rs6000_builtin_types[RS6000_BTI_bool_V8HI]) | |
2818 | #define bool_V4SI_type_node (rs6000_builtin_types[RS6000_BTI_bool_V4SI]) | |
a72c65c7 | 2819 | #define bool_V2DI_type_node (rs6000_builtin_types[RS6000_BTI_bool_V2DI]) |
58646b77 PB |
2820 | #define pixel_V8HI_type_node (rs6000_builtin_types[RS6000_BTI_pixel_V8HI]) |
2821 | ||
c9485473 MM |
2822 | #define long_long_integer_type_internal_node (rs6000_builtin_types[RS6000_BTI_long_long]) |
2823 | #define long_long_unsigned_type_internal_node (rs6000_builtin_types[RS6000_BTI_unsigned_long_long]) | |
58646b77 PB |
2824 | #define long_integer_type_internal_node (rs6000_builtin_types[RS6000_BTI_long]) |
2825 | #define long_unsigned_type_internal_node (rs6000_builtin_types[RS6000_BTI_unsigned_long]) | |
2826 | #define intQI_type_internal_node (rs6000_builtin_types[RS6000_BTI_INTQI]) | |
2827 | #define uintQI_type_internal_node (rs6000_builtin_types[RS6000_BTI_UINTQI]) | |
2828 | #define intHI_type_internal_node (rs6000_builtin_types[RS6000_BTI_INTHI]) | |
2829 | #define uintHI_type_internal_node (rs6000_builtin_types[RS6000_BTI_UINTHI]) | |
2830 | #define intSI_type_internal_node (rs6000_builtin_types[RS6000_BTI_INTSI]) | |
2831 | #define uintSI_type_internal_node (rs6000_builtin_types[RS6000_BTI_UINTSI]) | |
a72c65c7 MM |
2832 | #define intDI_type_internal_node (rs6000_builtin_types[RS6000_BTI_INTDI]) |
2833 | #define uintDI_type_internal_node (rs6000_builtin_types[RS6000_BTI_UINTDI]) | |
a16a872d MM |
2834 | #define intTI_type_internal_node (rs6000_builtin_types[RS6000_BTI_INTTI]) |
2835 | #define uintTI_type_internal_node (rs6000_builtin_types[RS6000_BTI_UINTTI]) | |
58646b77 | 2836 | #define float_type_internal_node (rs6000_builtin_types[RS6000_BTI_float]) |
a72c65c7 | 2837 | #define double_type_internal_node (rs6000_builtin_types[RS6000_BTI_double]) |
06b39289 MM |
2838 | #define long_double_type_internal_node (rs6000_builtin_types[RS6000_BTI_long_double]) |
2839 | #define dfloat64_type_internal_node (rs6000_builtin_types[RS6000_BTI_dfloat64]) | |
2840 | #define dfloat128_type_internal_node (rs6000_builtin_types[RS6000_BTI_dfloat128]) | |
58646b77 | 2841 | #define void_type_internal_node (rs6000_builtin_types[RS6000_BTI_void]) |
6712d6fd MM |
2842 | #define ieee128_float_type_node (rs6000_builtin_types[RS6000_BTI_ieee128_float]) |
2843 | #define ibm128_float_type_node (rs6000_builtin_types[RS6000_BTI_ibm128_float]) | |
58646b77 PB |
2844 | |
2845 | extern GTY(()) tree rs6000_builtin_types[RS6000_BTI_MAX]; | |
2846 | extern GTY(()) tree rs6000_builtin_decls[RS6000_BUILTIN_COUNT]; | |
2847 | ||
807e902e | 2848 | #define TARGET_SUPPORTS_WIDE_INT 1 |