]>
Commit | Line | Data |
---|---|---|
1bb87f28 | 1 | /* Definitions of target machine for GNU compiler, for Sun SPARC. |
4592bdcb | 2 | Copyright (C) 1987, 1988, 1989, 1992, 1994, 1995, 1996, 1997, 1998, 1999 |
16c484c7 | 3 | 2000, 2001, 2002 Free Software Foundation, Inc. |
1bb87f28 | 4 | Contributed by Michael Tiemann (tiemann@cygnus.com). |
7a6cf439 DE |
5 | 64 bit SPARC V9 support by Michael Tiemann, Jim Wilson, and Doug Evans, |
6 | at Cygnus Support. | |
1bb87f28 JW |
7 | |
8 | This file is part of GNU CC. | |
9 | ||
10 | GNU CC is free software; you can redistribute it and/or modify | |
11 | it under the terms of the GNU General Public License as published by | |
12 | the Free Software Foundation; either version 2, or (at your option) | |
13 | any later version. | |
14 | ||
15 | GNU CC is distributed in the hope that it will be useful, | |
16 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | GNU General Public License for more details. | |
19 | ||
20 | You should have received a copy of the GNU General Public License | |
21 | along with GNU CC; see the file COPYING. If not, write to | |
c15c9075 RK |
22 | the Free Software Foundation, 59 Temple Place - Suite 330, |
23 | Boston, MA 02111-1307, USA. */ | |
1bb87f28 JW |
24 | |
25 | /* Note that some other tm.h files include this one and then override | |
a0a301fc DE |
26 | whatever definitions are necessary. */ |
27 | ||
28 | /* Specify this in a cover file to provide bi-architecture (32/64) support. */ | |
29 | /* #define SPARC_BI_ARCH */ | |
30 | ||
31 | /* Macro used later in this file to determine default architecture. */ | |
32 | #define DEFAULT_ARCH32_P ((TARGET_DEFAULT & MASK_64BIT) == 0) | |
7a6cf439 | 33 | |
a0a301fc DE |
34 | /* TARGET_ARCH{32,64} are the main macros to decide which of the two |
35 | architectures to compile for. We allow targets to choose compile time or | |
36 | runtime selection. */ | |
959eb758 | 37 | #ifdef IN_LIBGCC2 |
afdac905 | 38 | #if defined(__sparcv9) || defined(__arch64__) |
959eb758 DM |
39 | #define TARGET_ARCH32 0 |
40 | #else | |
41 | #define TARGET_ARCH32 1 | |
afdac905 | 42 | #endif /* sparc64 */ |
959eb758 | 43 | #else |
53f4a9f6 | 44 | #ifdef SPARC_BI_ARCH |
a0a301fc DE |
45 | #define TARGET_ARCH32 (! TARGET_64BIT) |
46 | #else | |
47 | #define TARGET_ARCH32 (DEFAULT_ARCH32_P) | |
959eb758 | 48 | #endif /* SPARC_BI_ARCH */ |
53f4a9f6 | 49 | #endif /* IN_LIBGCC2 */ |
a0a301fc DE |
50 | #define TARGET_ARCH64 (! TARGET_ARCH32) |
51 | ||
52 | /* Code model selection. | |
53 | -mcmodel is used to select the v9 code model. | |
5cb01b65 | 54 | Different code models aren't supported for v7/8 code. |
a0a301fc DE |
55 | |
56 | TARGET_CM_32: 32 bit address space, top 32 bits = 0, | |
57 | pointers are 32 bits. Note that this isn't intended | |
5cb01b65 | 58 | to imply a v7/8 abi. |
a0a301fc DE |
59 | |
60 | TARGET_CM_MEDLOW: 32 bit address space, top 32 bits = 0, | |
61 | avoid generating %uhi and %ulo terms, | |
62 | pointers are 64 bits. | |
63 | ||
64 | TARGET_CM_MEDMID: 64 bit address space. | |
65 | The executable must be in the low 16 TB of memory. | |
66 | This corresponds to the low 44 bits, and the %[hml]44 | |
67cb8900 JJ |
67 | relocs are used. The text segment has a maximum size |
68 | of 31 bits. | |
a0a301fc DE |
69 | |
70 | TARGET_CM_MEDANY: 64 bit address space. | |
71 | The text and data segments have a maximum size of 31 | |
72 | bits and may be located anywhere. The maximum offset | |
73 | from any instruction to the label _GLOBAL_OFFSET_TABLE_ | |
74 | is 31 bits. | |
75 | ||
76 | TARGET_CM_EMBMEDANY: 64 bit address space. | |
77 | The text and data segments have a maximum size of 31 bits | |
78 | and may be located anywhere. Register %g4 contains | |
79 | the start address of the data segment. | |
80 | */ | |
81 | ||
82 | enum cmodel { | |
83 | CM_32, | |
84 | CM_MEDLOW, | |
85 | CM_MEDMID, | |
86 | CM_MEDANY, | |
87 | CM_EMBMEDANY | |
88 | }; | |
89 | ||
90 | /* Value of -mcmodel specified by user. */ | |
3bb5de61 | 91 | extern const char *sparc_cmodel_string; |
a0a301fc DE |
92 | /* One of CM_FOO. */ |
93 | extern enum cmodel sparc_cmodel; | |
94 | ||
95 | /* V9 code model selection. */ | |
96 | #define TARGET_CM_MEDLOW (sparc_cmodel == CM_MEDLOW) | |
97 | #define TARGET_CM_MEDMID (sparc_cmodel == CM_MEDMID) | |
98 | #define TARGET_CM_MEDANY (sparc_cmodel == CM_MEDANY) | |
99 | #define TARGET_CM_EMBMEDANY (sparc_cmodel == CM_EMBMEDANY) | |
100 | ||
a330e73b | 101 | #define SPARC_DEFAULT_CMODEL CM_32 |
6f64bf5f | 102 | |
a0a301fc DE |
103 | /* This is call-clobbered in the normal ABI, but is reserved in the |
104 | home grown (aka upward compatible) embedded ABI. */ | |
105 | #define EMBMEDANY_BASE_REG "%g4" | |
106 | \f | |
107 | /* Values of TARGET_CPU_DEFAULT, set via -D in the Makefile, | |
108 | and specified by the user via --with-cpu=foo. | |
109 | This specifies the cpu implementation, not the architecture size. */ | |
8947065c RH |
110 | /* Note that TARGET_CPU_v9 is assumed to start the list of 64-bit |
111 | capable cpu's. */ | |
2163f11b RK |
112 | #define TARGET_CPU_sparc 0 |
113 | #define TARGET_CPU_v7 0 /* alias for previous */ | |
114 | #define TARGET_CPU_sparclet 1 | |
115 | #define TARGET_CPU_sparclite 2 | |
a0a301fc | 116 | #define TARGET_CPU_v8 3 /* generic v8 implementation */ |
2163f11b | 117 | #define TARGET_CPU_supersparc 4 |
8947065c | 118 | #define TARGET_CPU_hypersparc 5 |
809934df | 119 | #define TARGET_CPU_sparc86x 6 |
8947065c RH |
120 | #define TARGET_CPU_sparclite86x 6 |
121 | #define TARGET_CPU_v9 7 /* generic v9 implementation */ | |
122 | #define TARGET_CPU_sparcv9 7 /* alias */ | |
123 | #define TARGET_CPU_sparc64 7 /* alias */ | |
124 | #define TARGET_CPU_ultrasparc 8 | |
fae15c93 | 125 | #define TARGET_CPU_ultrasparc3 9 |
bafb031b | 126 | |
8947065c | 127 | #if TARGET_CPU_DEFAULT == TARGET_CPU_v9 \ |
fae15c93 VM |
128 | || TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc \ |
129 | || TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc3 | |
345a6161 DM |
130 | |
131 | #define CPP_CPU32_DEFAULT_SPEC "" | |
132 | #define ASM_CPU32_DEFAULT_SPEC "" | |
133 | ||
a0a301fc | 134 | #if TARGET_CPU_DEFAULT == TARGET_CPU_v9 |
bafb031b | 135 | /* ??? What does Sun's CC pass? */ |
345a6161 | 136 | #define CPP_CPU64_DEFAULT_SPEC "-D__sparc_v9__" |
bafb031b DE |
137 | /* ??? It's not clear how other assemblers will handle this, so by default |
138 | use GAS. Sun's Solaris assembler recognizes -xarch=v8plus, but this case | |
139 | is handled in sol2.h. */ | |
345a6161 | 140 | #define ASM_CPU64_DEFAULT_SPEC "-Av9" |
bafb031b | 141 | #endif |
a0a301fc | 142 | #if TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc |
345a6161 DM |
143 | #define CPP_CPU64_DEFAULT_SPEC "-D__sparc_v9__" |
144 | #define ASM_CPU64_DEFAULT_SPEC "-Av9a" | |
145 | #endif | |
fae15c93 VM |
146 | #if TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc3 |
147 | #define CPP_CPU64_DEFAULT_SPEC "-D__sparc_v9__" | |
148 | #define ASM_CPU64_DEFAULT_SPEC "-Av9b" | |
149 | #endif | |
345a6161 DM |
150 | |
151 | #else | |
152 | ||
153 | #define CPP_CPU64_DEFAULT_SPEC "" | |
154 | #define ASM_CPU64_DEFAULT_SPEC "" | |
155 | ||
8947065c RH |
156 | #if TARGET_CPU_DEFAULT == TARGET_CPU_sparc \ |
157 | || TARGET_CPU_DEFAULT == TARGET_CPU_v8 | |
345a6161 DM |
158 | #define CPP_CPU32_DEFAULT_SPEC "" |
159 | #define ASM_CPU32_DEFAULT_SPEC "" | |
160 | #endif | |
8947065c | 161 | |
345a6161 DM |
162 | #if TARGET_CPU_DEFAULT == TARGET_CPU_sparclet |
163 | #define CPP_CPU32_DEFAULT_SPEC "-D__sparclet__" | |
164 | #define ASM_CPU32_DEFAULT_SPEC "-Asparclet" | |
bafb031b | 165 | #endif |
8947065c | 166 | |
345a6161 DM |
167 | #if TARGET_CPU_DEFAULT == TARGET_CPU_sparclite |
168 | #define CPP_CPU32_DEFAULT_SPEC "-D__sparclite__" | |
169 | #define ASM_CPU32_DEFAULT_SPEC "-Asparclite" | |
170 | #endif | |
171 | ||
8947065c RH |
172 | #if TARGET_CPU_DEFAULT == TARGET_CPU_supersparc |
173 | #define CPP_CPU32_DEFAULT_SPEC "-D__supersparc__ -D__sparc_v8__" | |
174 | #define ASM_CPU32_DEFAULT_SPEC "" | |
175 | #endif | |
176 | ||
177 | #if TARGET_CPU_DEFAULT == TARGET_CPU_hypersparc | |
178 | #define CPP_CPU32_DEFAULT_SPEC "-D__hypersparc__ -D__sparc_v8__" | |
179 | #define ASM_CPU32_DEFAULT_SPEC "" | |
180 | #endif | |
181 | ||
182 | #if TARGET_CPU_DEFAULT == TARGET_CPU_sparclite86x | |
8d72ec32 VM |
183 | #define CPP_CPU32_DEFAULT_SPEC "-D__sparclite86x__" |
184 | #define ASM_CPU32_DEFAULT_SPEC "-Asparclite" | |
8947065c RH |
185 | #endif |
186 | ||
345a6161 DM |
187 | #endif |
188 | ||
189 | #if !defined(CPP_CPU32_DEFAULT_SPEC) || !defined(CPP_CPU64_DEFAULT_SPEC) | |
a0a301fc | 190 | Unrecognized value in TARGET_CPU_DEFAULT. |
bafb031b DE |
191 | #endif |
192 | ||
345a6161 DM |
193 | #ifdef SPARC_BI_ARCH |
194 | ||
195 | #define CPP_CPU_DEFAULT_SPEC \ | |
196 | (DEFAULT_ARCH32_P ? "\ | |
197 | %{m64:" CPP_CPU64_DEFAULT_SPEC "} \ | |
198 | %{!m64:" CPP_CPU32_DEFAULT_SPEC "} \ | |
199 | " : "\ | |
200 | %{m32:" CPP_CPU32_DEFAULT_SPEC "} \ | |
201 | %{!m32:" CPP_CPU64_DEFAULT_SPEC "} \ | |
202 | ") | |
203 | #define ASM_CPU_DEFAULT_SPEC \ | |
204 | (DEFAULT_ARCH32_P ? "\ | |
205 | %{m64:" ASM_CPU64_DEFAULT_SPEC "} \ | |
206 | %{!m64:" ASM_CPU32_DEFAULT_SPEC "} \ | |
207 | " : "\ | |
208 | %{m32:" ASM_CPU32_DEFAULT_SPEC "} \ | |
209 | %{!m32:" ASM_CPU64_DEFAULT_SPEC "} \ | |
210 | ") | |
211 | ||
212 | #else /* !SPARC_BI_ARCH */ | |
213 | ||
214 | #define CPP_CPU_DEFAULT_SPEC (DEFAULT_ARCH32_P ? CPP_CPU32_DEFAULT_SPEC : CPP_CPU64_DEFAULT_SPEC) | |
215 | #define ASM_CPU_DEFAULT_SPEC (DEFAULT_ARCH32_P ? ASM_CPU32_DEFAULT_SPEC : ASM_CPU64_DEFAULT_SPEC) | |
216 | ||
217 | #endif /* !SPARC_BI_ARCH */ | |
218 | ||
885d8175 | 219 | /* Define macros to distinguish architectures. */ |
857458c4 | 220 | |
bafb031b DE |
221 | /* Common CPP definitions used by CPP_SPEC amongst the various targets |
222 | for handling -mcpu=xxx switches. */ | |
223 | #define CPP_CPU_SPEC "\ | |
7adb4be8 | 224 | %{msoft-float:-D_SOFT_FLOAT} \ |
bafb031b | 225 | %{mcypress:} \ |
7a6cf439 DE |
226 | %{msparclite:-D__sparclite__} \ |
227 | %{mf930:-D__sparclite__} %{mf934:-D__sparclite__} \ | |
228 | %{mv8:-D__sparc_v8__} \ | |
bafb031b | 229 | %{msupersparc:-D__supersparc__ -D__sparc_v8__} \ |
9b7c06d2 | 230 | %{mcpu=sparclet:-D__sparclet__} %{mcpu=tsc701:-D__sparclet__} \ |
bafb031b DE |
231 | %{mcpu=sparclite:-D__sparclite__} \ |
232 | %{mcpu=f930:-D__sparclite__} %{mcpu=f934:-D__sparclite__} \ | |
233 | %{mcpu=v8:-D__sparc_v8__} \ | |
234 | %{mcpu=supersparc:-D__supersparc__ -D__sparc_v8__} \ | |
8947065c | 235 | %{mcpu=hypersparc:-D__hypersparc__ -D__sparc_v8__} \ |
8d72ec32 | 236 | %{mcpu=sparclite86x:-D__sparclite86x__} \ |
bafb031b DE |
237 | %{mcpu=v9:-D__sparc_v9__} \ |
238 | %{mcpu=ultrasparc:-D__sparc_v9__} \ | |
fae15c93 | 239 | %{mcpu=ultrasparc3:-D__sparc_v9__} \ |
a0a301fc | 240 | %{!mcpu*:%{!mcypress:%{!msparclite:%{!mf930:%{!mf934:%{!mv8:%{!msupersparc:%(cpp_cpu_default)}}}}}}} \ |
7a6cf439 | 241 | " |
885d8175 | 242 | |
a0a301fc DE |
243 | /* ??? The GCC_NEW_VARARGS macro is now obsolete, because gcc always uses |
244 | the right varags.h file when bootstrapping. */ | |
245 | /* ??? It's not clear what value we want to use for -Acpu/machine for | |
246 | sparc64 in 32 bit environments, so for now we only use `sparc64' in | |
247 | 64 bit environments. */ | |
248 | ||
2b57e919 NB |
249 | #define CPP_ARCH32_SPEC "-D__GCC_NEW_VARARGS__ -Acpu=sparc -Amachine=sparc" |
250 | #define CPP_ARCH64_SPEC "-D__arch64__ -Acpu=sparc64 -Amachine=sparc64" | |
345a6161 | 251 | |
a0a301fc DE |
252 | #define CPP_ARCH_DEFAULT_SPEC \ |
253 | (DEFAULT_ARCH32_P ? CPP_ARCH32_SPEC : CPP_ARCH64_SPEC) | |
254 | ||
255 | #define CPP_ARCH_SPEC "\ | |
256 | %{m32:%(cpp_arch32)} \ | |
257 | %{m64:%(cpp_arch64)} \ | |
258 | %{!m32:%{!m64:%(cpp_arch_default)}} \ | |
259 | " | |
260 | ||
261 | /* Macros to distinguish endianness. */ | |
8947065c RH |
262 | #define CPP_ENDIAN_SPEC "\ |
263 | %{mlittle-endian:-D__LITTLE_ENDIAN__} \ | |
264 | %{mlittle-endian-data:-D__LITTLE_ENDIAN_DATA__}" | |
a0a301fc DE |
265 | |
266 | /* Macros to distinguish the particular subtarget. */ | |
267 | #define CPP_SUBTARGET_SPEC "" | |
268 | ||
269 | #define CPP_SPEC "%(cpp_cpu) %(cpp_arch) %(cpp_endian) %(cpp_subtarget)" | |
270 | ||
b1fc14e5 RS |
271 | /* Prevent error on `-sun4' and `-target sun4' options. */ |
272 | /* This used to translate -dalign to -malign, but that is no good | |
273 | because it can't turn off the usual meaning of making debugging dumps. */ | |
bafb031b | 274 | /* Translate old style -m<cpu> into new style -mcpu=<cpu>. |
1cdbf242 | 275 | ??? Delete support for -m<cpu> for 2.9. */ |
bafb031b DE |
276 | |
277 | #define CC1_SPEC "\ | |
278 | %{sun4:} %{target:} \ | |
279 | %{mcypress:-mcpu=cypress} \ | |
280 | %{msparclite:-mcpu=sparclite} %{mf930:-mcpu=f930} %{mf934:-mcpu=f934} \ | |
281 | %{mv8:-mcpu=v8} %{msupersparc:-mcpu=supersparc} \ | |
282 | " | |
283 | ||
bafb031b DE |
284 | /* Override in target specific files. */ |
285 | #define ASM_CPU_SPEC "\ | |
9b7c06d2 | 286 | %{mcpu=sparclet:-Asparclet} %{mcpu=tsc701:-Asparclet} \ |
bafb031b DE |
287 | %{msparclite:-Asparclite} \ |
288 | %{mf930:-Asparclite} %{mf934:-Asparclite} \ | |
289 | %{mcpu=sparclite:-Asparclite} \ | |
8d72ec32 | 290 | %{mcpu=sparclite86x:-Asparclite} \ |
bafb031b | 291 | %{mcpu=f930:-Asparclite} %{mcpu=f934:-Asparclite} \ |
284d86e9 | 292 | %{mv8plus:-Av8plus} \ |
bafb031b | 293 | %{mcpu=v9:-Av9} \ |
284d86e9 | 294 | %{mcpu=ultrasparc:%{!mv8plus:-Av9a}} \ |
fae15c93 | 295 | %{mcpu=ultrasparc3:%{!mv8plus:-Av9b}} \ |
a0a301fc | 296 | %{!mcpu*:%{!mcypress:%{!msparclite:%{!mf930:%{!mf934:%{!mv8:%{!msupersparc:%(asm_cpu_default)}}}}}}} \ |
bafb031b DE |
297 | " |
298 | ||
e632a26c DE |
299 | /* Word size selection, among other things. |
300 | This is what GAS uses. Add %(asm_arch) to ASM_SPEC to enable. */ | |
301 | ||
a0a301fc | 302 | #define ASM_ARCH32_SPEC "-32" |
6149cebb JJ |
303 | #ifdef HAVE_AS_REGISTER_PSEUDO_OP |
304 | #define ASM_ARCH64_SPEC "-64 -no-undeclared-regs" | |
305 | #else | |
a0a301fc | 306 | #define ASM_ARCH64_SPEC "-64" |
6149cebb | 307 | #endif |
a0a301fc | 308 | #define ASM_ARCH_DEFAULT_SPEC \ |
e632a26c | 309 | (DEFAULT_ARCH32_P ? ASM_ARCH32_SPEC : ASM_ARCH64_SPEC) |
a0a301fc DE |
310 | |
311 | #define ASM_ARCH_SPEC "\ | |
312 | %{m32:%(asm_arch32)} \ | |
313 | %{m64:%(asm_arch64)} \ | |
314 | %{!m32:%{!m64:%(asm_arch_default)}} \ | |
315 | " | |
316 | ||
e95b1e6a JJ |
317 | #ifdef HAVE_AS_RELAX_OPTION |
318 | #define ASM_RELAX_SPEC "%{!mno-relax:-relax}" | |
319 | #else | |
320 | #define ASM_RELAX_SPEC "" | |
321 | #endif | |
322 | ||
a0a301fc DE |
323 | /* Special flags to the Sun-4 assembler when using pipe for input. */ |
324 | ||
325 | #define ASM_SPEC "\ | |
326 | %| %{R} %{!pg:%{!p:%{fpic:-k} %{fPIC:-k}}} %{keep-local-as-symbols:-L} \ | |
e95b1e6a | 327 | %(asm_cpu) %(asm_relax)" |
a0a301fc | 328 | |
bafb031b DE |
329 | /* This macro defines names of additional specifications to put in the specs |
330 | that can be used in various specifications like CC1_SPEC. Its definition | |
331 | is an initializer with a subgrouping for each command option. | |
332 | ||
333 | Each subgrouping contains a string constant, that defines the | |
334 | specification name, and a string constant that used by the GNU CC driver | |
335 | program. | |
336 | ||
337 | Do not define this macro if it does not need to do anything. */ | |
1bb87f28 | 338 | |
a0a301fc | 339 | #define EXTRA_SPECS \ |
829245be KG |
340 | { "cpp_cpu", CPP_CPU_SPEC }, \ |
341 | { "cpp_cpu_default", CPP_CPU_DEFAULT_SPEC }, \ | |
342 | { "cpp_arch32", CPP_ARCH32_SPEC }, \ | |
343 | { "cpp_arch64", CPP_ARCH64_SPEC }, \ | |
344 | { "cpp_arch_default", CPP_ARCH_DEFAULT_SPEC },\ | |
345 | { "cpp_arch", CPP_ARCH_SPEC }, \ | |
346 | { "cpp_endian", CPP_ENDIAN_SPEC }, \ | |
347 | { "cpp_subtarget", CPP_SUBTARGET_SPEC }, \ | |
348 | { "asm_cpu", ASM_CPU_SPEC }, \ | |
349 | { "asm_cpu_default", ASM_CPU_DEFAULT_SPEC }, \ | |
350 | { "asm_arch32", ASM_ARCH32_SPEC }, \ | |
351 | { "asm_arch64", ASM_ARCH64_SPEC }, \ | |
e95b1e6a | 352 | { "asm_relax", ASM_RELAX_SPEC }, \ |
829245be KG |
353 | { "asm_arch_default", ASM_ARCH_DEFAULT_SPEC },\ |
354 | { "asm_arch", ASM_ARCH_SPEC }, \ | |
bafb031b | 355 | SUBTARGET_EXTRA_SPECS |
1bb87f28 | 356 | |
bafb031b | 357 | #define SUBTARGET_EXTRA_SPECS |
bbd7687d DM |
358 | |
359 | /* Because libgcc can generate references back to libc (via .umul etc.) we have | |
360 | to list libc again after the second libgcc. */ | |
361 | #define LINK_GCC_C_SEQUENCE_SPEC "%G %L %G %L" | |
362 | ||
bafb031b | 363 | \f |
82d6b402 RH |
364 | #define PTRDIFF_TYPE (TARGET_ARCH64 ? "long int" : "int") |
365 | #define SIZE_TYPE (TARGET_ARCH64 ? "long unsigned int" : "unsigned int") | |
7a6cf439 DE |
366 | |
367 | /* ??? This should be 32 bits for v9 but what can we do? */ | |
1bb87f28 JW |
368 | #define WCHAR_TYPE "short unsigned int" |
369 | #define WCHAR_TYPE_SIZE 16 | |
370 | ||
4f074454 RK |
371 | /* Show we can debug even without a frame pointer. */ |
372 | #define CAN_DEBUG_WITHOUT_FP | |
1bb87f28 | 373 | |
89a8b315 | 374 | #define OVERRIDE_OPTIONS sparc_override_options () |
5b485d2c | 375 | |
1bb87f28 JW |
376 | /* Generate DBX debugging information. */ |
377 | ||
378 | #define DBX_DEBUGGING_INFO | |
7a6cf439 | 379 | \f |
1bb87f28 JW |
380 | /* Run-time compilation parameters selecting different hardware subsets. */ |
381 | ||
382 | extern int target_flags; | |
383 | ||
384 | /* Nonzero if we should generate code to use the fpu. */ | |
7a6cf439 DE |
385 | #define MASK_FPU 1 |
386 | #define TARGET_FPU (target_flags & MASK_FPU) | |
1bb87f28 | 387 | |
95dea81f JW |
388 | /* Nonzero if we should assume that double pointers might be unaligned. |
389 | This can happen when linking gcc compiled code with other compilers, | |
390 | because the ABI only guarantees 4 byte alignment. */ | |
7a6cf439 DE |
391 | #define MASK_UNALIGNED_DOUBLES 4 |
392 | #define TARGET_UNALIGNED_DOUBLES (target_flags & MASK_UNALIGNED_DOUBLES) | |
393 | ||
885d8175 | 394 | /* Nonzero means that we should generate code for a v8 sparc. */ |
6f64bf5f | 395 | #define MASK_V8 0x8 |
7a6cf439 | 396 | #define TARGET_V8 (target_flags & MASK_V8) |
885d8175 | 397 | |
bc9e02ae JW |
398 | /* Nonzero means that we should generate code for a sparclite. |
399 | This enables the sparclite specific instructions, but does not affect | |
400 | whether FPU instructions are emitted. */ | |
6f64bf5f | 401 | #define MASK_SPARCLITE 0x10 |
7a6cf439 | 402 | #define TARGET_SPARCLITE (target_flags & MASK_SPARCLITE) |
885d8175 | 403 | |
bafb031b DE |
404 | /* Nonzero if we're compiling for the sparclet. */ |
405 | #define MASK_SPARCLET 0x20 | |
406 | #define TARGET_SPARCLET (target_flags & MASK_SPARCLET) | |
6f64bf5f DE |
407 | |
408 | /* Nonzero if we're compiling for v9 sparc. | |
409 | Note that v9's can run in 32 bit mode so this doesn't necessarily mean | |
bafb031b | 410 | the word size is 64. */ |
6f64bf5f DE |
411 | #define MASK_V9 0x40 |
412 | #define TARGET_V9 (target_flags & MASK_V9) | |
413 | ||
bafb031b DE |
414 | /* Non-zero to generate code that uses the instructions deprecated in |
415 | the v9 architecture. This option only applies to v9 systems. */ | |
416 | /* ??? This isn't user selectable yet. It's used to enable such insns | |
417 | on 32 bit v9 systems and for the moment they're permanently disabled | |
418 | on 64 bit v9 systems. */ | |
419 | #define MASK_DEPRECATED_V8_INSNS 0x80 | |
420 | #define TARGET_DEPRECATED_V8_INSNS (target_flags & MASK_DEPRECATED_V8_INSNS) | |
6f64bf5f | 421 | |
bafb031b DE |
422 | /* Mask of all CPU selection flags. */ |
423 | #define MASK_ISA \ | |
424 | (MASK_V8 + MASK_SPARCLITE + MASK_SPARCLET + MASK_V9 + MASK_DEPRECATED_V8_INSNS) | |
6f64bf5f | 425 | |
bafb031b DE |
426 | /* Non-zero means don't pass `-assert pure-text' to the linker. */ |
427 | #define MASK_IMPURE_TEXT 0x100 | |
428 | #define TARGET_IMPURE_TEXT (target_flags & MASK_IMPURE_TEXT) | |
5b485d2c | 429 | |
9a1c7cd7 | 430 | /* Nonzero means that we should generate code using a flat register window |
bafb031b DE |
431 | model, i.e. no save/restore instructions are generated, which is |
432 | compatible with normal sparc code. | |
433 | The frame pointer is %i7 instead of %fp. */ | |
7a6cf439 DE |
434 | #define MASK_FLAT 0x200 |
435 | #define TARGET_FLAT (target_flags & MASK_FLAT) | |
9a1c7cd7 | 436 | |
34ad7aaf | 437 | /* Nonzero means use the registers that the Sparc ABI reserves for |
bafb031b DE |
438 | application software. This must be the default to coincide with the |
439 | setting in FIXED_REGISTERS. */ | |
7a6cf439 DE |
440 | #define MASK_APP_REGS 0x400 |
441 | #define TARGET_APP_REGS (target_flags & MASK_APP_REGS) | |
34ad7aaf | 442 | |
eb582c5d DE |
443 | /* Option to select how quad word floating point is implemented. |
444 | When TARGET_HARD_QUAD is true, we use the hardware quad instructions. | |
445 | Otherwise, we use the SPARC ABI quad library functions. */ | |
7a6cf439 DE |
446 | #define MASK_HARD_QUAD 0x800 |
447 | #define TARGET_HARD_QUAD (target_flags & MASK_HARD_QUAD) | |
448 | ||
62f1c649 DE |
449 | /* Non-zero on little-endian machines. */ |
450 | /* ??? Little endian support currently only exists for sparclet-aout and | |
451 | sparc64-elf configurations. May eventually want to expand the support | |
452 | to all targets, but for now it's kept local to only those two. */ | |
453 | #define MASK_LITTLE_ENDIAN 0x1000 | |
454 | #define TARGET_LITTLE_ENDIAN (target_flags & MASK_LITTLE_ENDIAN) | |
7a6cf439 | 455 | |
a0a301fc | 456 | /* 0x2000, 0x4000 are unused */ |
7a6cf439 | 457 | |
7def3512 | 458 | /* Nonzero if pointers are 64 bits. */ |
7a6cf439 DE |
459 | #define MASK_PTR64 0x8000 |
460 | #define TARGET_PTR64 (target_flags & MASK_PTR64) | |
461 | ||
a0a301fc DE |
462 | /* Nonzero if generating code to run in a 64 bit environment. |
463 | This is intended to only be used by TARGET_ARCH{32,64} as they are the | |
464 | mechanism used to control compile time or run time selection. */ | |
465 | #define MASK_64BIT 0x10000 | |
466 | #define TARGET_64BIT (target_flags & MASK_64BIT) | |
467 | ||
468 | /* 0x20000,0x40000 unused */ | |
7a6cf439 DE |
469 | |
470 | /* Non-zero means use a stack bias of 2047. Stack offsets are obtained by | |
471 | adding 2047 to %sp. This option is for v9 only and is the default. */ | |
472 | #define MASK_STACK_BIAS 0x80000 | |
473 | #define TARGET_STACK_BIAS (target_flags & MASK_STACK_BIAS) | |
8248e2bc | 474 | |
e6c1be7e | 475 | /* 0x100000,0x200000 unused */ |
9b7c06d2 | 476 | |
1f1406b4 DE |
477 | /* Non-zero means -m{,no-}fpu was passed on the command line. */ |
478 | #define MASK_FPU_SET 0x400000 | |
479 | #define TARGET_FPU_SET (target_flags & MASK_FPU_SET) | |
480 | ||
bfd6bc60 JC |
481 | /* Use the UltraSPARC Visual Instruction Set extensions. */ |
482 | #define MASK_VIS 0x1000000 | |
483 | #define TARGET_VIS (target_flags & MASK_VIS) | |
484 | ||
284d86e9 | 485 | /* Compile for Solaris V8+. 32 bit Solaris preserves the high bits of |
5cb01b65 JJ |
486 | the current out and global registers and Linux 2.2+ as well. */ |
487 | #define MASK_V8PLUS 0x2000000 | |
bfd6bc60 JC |
488 | #define TARGET_V8PLUS (target_flags & MASK_V8PLUS) |
489 | ||
c219ddf7 BK |
490 | /* Force a the fastest alignment on structures to take advantage of |
491 | faster copies. */ | |
492 | #define MASK_FASTER_STRUCTS 0x4000000 | |
493 | #define TARGET_FASTER_STRUCTS (target_flags & MASK_FASTER_STRUCTS) | |
494 | ||
4710d3eb JJ |
495 | /* Use IEEE quad long double. */ |
496 | #define MASK_LONG_DOUBLE_128 0x8000000 | |
497 | #define TARGET_LONG_DOUBLE_128 (target_flags & MASK_LONG_DOUBLE_128) | |
498 | ||
284d86e9 JC |
499 | /* TARGET_HARD_MUL: Use hardware multiply instructions but not %y. |
500 | TARGET_HARD_MUL32: Use hardware multiply instructions with rd %y | |
501 | to get high 32 bits. False in V8+ or V9 because multiply stores | |
502 | a 64 bit result in a register. */ | |
503 | ||
bfd6bc60 JC |
504 | #define TARGET_HARD_MUL32 \ |
505 | ((TARGET_V8 || TARGET_SPARCLITE \ | |
506 | || TARGET_SPARCLET || TARGET_DEPRECATED_V8_INSNS) \ | |
5cb01b65 | 507 | && ! TARGET_V8PLUS && TARGET_ARCH32) |
bfd6bc60 JC |
508 | |
509 | #define TARGET_HARD_MUL \ | |
510 | (TARGET_V8 || TARGET_SPARCLITE || TARGET_SPARCLET \ | |
511 | || TARGET_DEPRECATED_V8_INSNS || TARGET_V8PLUS) | |
512 | ||
513 | ||
1bb87f28 JW |
514 | /* Macro to define tables used to set the flags. |
515 | This is a list in braces of pairs in braces, | |
516 | each pair being { "NAME", VALUE } | |
517 | where VALUE is the bits to set or minus the bits to clear. | |
518 | An empty string NAME is used to identify the default VALUE. */ | |
519 | ||
520 | #define TARGET_SWITCHES \ | |
047142d3 PT |
521 | { {"fpu", MASK_FPU | MASK_FPU_SET, \ |
522 | N_("Use hardware fp") }, \ | |
523 | {"no-fpu", -MASK_FPU, \ | |
524 | N_("Do not use hardware fp") }, \ | |
46cc13b3 | 525 | {"no-fpu", MASK_FPU_SET, NULL, }, \ |
047142d3 PT |
526 | {"hard-float", MASK_FPU | MASK_FPU_SET, \ |
527 | N_("Use hardware fp") }, \ | |
528 | {"soft-float", -MASK_FPU, \ | |
529 | N_("Do not use hardware fp") }, \ | |
530 | {"soft-float", MASK_FPU_SET, NULL }, \ | |
047142d3 PT |
531 | {"unaligned-doubles", MASK_UNALIGNED_DOUBLES, \ |
532 | N_("Assume possible double misalignment") }, \ | |
533 | {"no-unaligned-doubles", -MASK_UNALIGNED_DOUBLES, \ | |
534 | N_("Assume all doubles are aligned") }, \ | |
535 | {"impure-text", MASK_IMPURE_TEXT, \ | |
536 | N_("Pass -assert pure-text to linker") }, \ | |
537 | {"no-impure-text", -MASK_IMPURE_TEXT, \ | |
538 | N_("Do not pass -assert pure-text to linker") }, \ | |
539 | {"flat", MASK_FLAT, \ | |
540 | N_("Use flat register window model") }, \ | |
541 | {"no-flat", -MASK_FLAT, \ | |
542 | N_("Do not use flat register window model") }, \ | |
543 | {"app-regs", MASK_APP_REGS, \ | |
544 | N_("Use ABI reserved registers") }, \ | |
545 | {"no-app-regs", -MASK_APP_REGS, \ | |
546 | N_("Do not use ABI reserved registers") }, \ | |
547 | {"hard-quad-float", MASK_HARD_QUAD, \ | |
548 | N_("Use hardware quad fp instructions") }, \ | |
549 | {"soft-quad-float", -MASK_HARD_QUAD, \ | |
550 | N_("Do not use hardware quad fp instructions") }, \ | |
551 | {"v8plus", MASK_V8PLUS, \ | |
552 | N_("Compile for v8plus ABI") }, \ | |
553 | {"no-v8plus", -MASK_V8PLUS, \ | |
554 | N_("Do not compile for v8plus ABI") }, \ | |
555 | {"vis", MASK_VIS, \ | |
556 | N_("Utilize Visual Instruction Set") }, \ | |
557 | {"no-vis", -MASK_VIS, \ | |
558 | N_("Do not utilize Visual Instruction Set") }, \ | |
a0a301fc | 559 | /* ??? These are deprecated, coerced to -mcpu=. Delete in 2.9. */ \ |
047142d3 PT |
560 | {"cypress", 0, \ |
561 | N_("Optimize for Cypress processors") }, \ | |
562 | {"sparclite", 0, \ | |
563 | N_("Optimize for SparcLite processors") }, \ | |
564 | {"f930", 0, \ | |
565 | N_("Optimize for F930 processors") }, \ | |
566 | {"f934", 0, \ | |
567 | N_("Optimize for F934 processors") }, \ | |
568 | {"v8", 0, \ | |
569 | N_("Use V8 Sparc ISA") }, \ | |
570 | {"supersparc", 0, \ | |
571 | N_("Optimize for SuperSparc processors") }, \ | |
572 | /* End of deprecated options. */ \ | |
573 | {"ptr64", MASK_PTR64, \ | |
574 | N_("Pointers are 64-bit") }, \ | |
575 | {"ptr32", -MASK_PTR64, \ | |
576 | N_("Pointers are 32-bit") }, \ | |
577 | {"32", -MASK_64BIT, \ | |
578 | N_("Use 32-bit ABI") }, \ | |
579 | {"64", MASK_64BIT, \ | |
580 | N_("Use 64-bit ABI") }, \ | |
581 | {"stack-bias", MASK_STACK_BIAS, \ | |
582 | N_("Use stack bias") }, \ | |
583 | {"no-stack-bias", -MASK_STACK_BIAS, \ | |
584 | N_("Do not use stack bias") }, \ | |
585 | {"faster-structs", MASK_FASTER_STRUCTS, \ | |
586 | N_("Use structs on stronger alignment for double-word copies") }, \ | |
587 | {"no-faster-structs", -MASK_FASTER_STRUCTS, \ | |
588 | N_("Do not use structs on stronger alignment for double-word copies") }, \ | |
589 | {"relax", 0, \ | |
590 | N_("Optimize tail call instructions in assembler and linker") }, \ | |
591 | {"no-relax", 0, \ | |
592 | N_("Do not optimize tail call instructions in assembler or linker") }, \ | |
7a6cf439 | 593 | SUBTARGET_SWITCHES \ |
ee76cf2a | 594 | { "", TARGET_DEFAULT, ""}} |
1bb87f28 | 595 | |
bafb031b DE |
596 | /* MASK_APP_REGS must always be the default because that's what |
597 | FIXED_REGISTERS is set to and -ffixed- is processed before | |
598 | CONDITIONAL_REGISTER_USAGE is called (where we process -mno-app-regs). */ | |
33074e5f | 599 | #define TARGET_DEFAULT (MASK_APP_REGS + MASK_FPU) |
84ab3bfb | 600 | |
bafb031b | 601 | /* This is meant to be redefined in target specific files. */ |
84ab3bfb | 602 | #define SUBTARGET_SWITCHES |
1bb87f28 | 603 | |
6afca97d DE |
604 | /* Processor type. |
605 | These must match the values for the cpu attribute in sparc.md. */ | |
606 | enum processor_type { | |
607 | PROCESSOR_V7, | |
608 | PROCESSOR_CYPRESS, | |
609 | PROCESSOR_V8, | |
610 | PROCESSOR_SUPERSPARC, | |
611 | PROCESSOR_SPARCLITE, | |
612 | PROCESSOR_F930, | |
613 | PROCESSOR_F934, | |
8947065c RH |
614 | PROCESSOR_HYPERSPARC, |
615 | PROCESSOR_SPARCLITE86X, | |
6afca97d | 616 | PROCESSOR_SPARCLET, |
9b7c06d2 | 617 | PROCESSOR_TSC701, |
6afca97d | 618 | PROCESSOR_V9, |
fae15c93 VM |
619 | PROCESSOR_ULTRASPARC, |
620 | PROCESSOR_ULTRASPARC3 | |
6afca97d DE |
621 | }; |
622 | ||
623 | /* This is set from -m{cpu,tune}=xxx. */ | |
624 | extern enum processor_type sparc_cpu; | |
625 | ||
626 | /* Recast the cpu class to be the cpu attribute. | |
627 | Every file includes us, but not every file includes insn-attr.h. */ | |
628 | #define sparc_cpu_attr ((enum attr_cpu) sparc_cpu) | |
bafb031b | 629 | |
bafb031b | 630 | #define TARGET_OPTIONS \ |
047142d3 PT |
631 | { \ |
632 | { "cpu=", &sparc_select[1].string, \ | |
633 | N_("Use features of and schedule code for given CPU") }, \ | |
634 | { "tune=", &sparc_select[2].string, \ | |
635 | N_("Schedule code for given CPU") }, \ | |
636 | { "cmodel=", &sparc_cmodel_string, \ | |
637 | N_("Use given Sparc code model") }, \ | |
638 | SUBTARGET_OPTIONS \ | |
bafb031b DE |
639 | } |
640 | ||
641 | /* This is meant to be redefined in target specific files. */ | |
642 | #define SUBTARGET_OPTIONS | |
6afca97d DE |
643 | |
644 | /* sparc_select[0] is reserved for the default cpu. */ | |
645 | struct sparc_cpu_select | |
646 | { | |
3bb5de61 | 647 | const char *string; |
8b60264b KG |
648 | const char *const name; |
649 | const int set_tune_p; | |
650 | const int set_arch_p; | |
6afca97d DE |
651 | }; |
652 | ||
653 | extern struct sparc_cpu_select sparc_select[]; | |
7a6cf439 DE |
654 | \f |
655 | /* target machine storage layout */ | |
656 | ||
1bb87f28 JW |
657 | /* Define this if most significant bit is lowest numbered |
658 | in instructions that operate on numbered bit-fields. */ | |
659 | #define BITS_BIG_ENDIAN 1 | |
660 | ||
661 | /* Define this if most significant byte of a word is the lowest numbered. */ | |
1bb87f28 JW |
662 | #define BYTES_BIG_ENDIAN 1 |
663 | ||
664 | /* Define this if most significant word of a multiword number is the lowest | |
665 | numbered. */ | |
1bb87f28 JW |
666 | #define WORDS_BIG_ENDIAN 1 |
667 | ||
62f1c649 DE |
668 | /* Define this to set the endianness to use in libgcc2.c, which can |
669 | not depend on target_flags. */ | |
8947065c | 670 | #if defined (__LITTLE_ENDIAN__) || defined(__LITTLE_ENDIAN_DATA__) |
62f1c649 DE |
671 | #define LIBGCC2_WORDS_BIG_ENDIAN 0 |
672 | #else | |
673 | #define LIBGCC2_WORDS_BIG_ENDIAN 1 | |
674 | #endif | |
675 | ||
7a6cf439 | 676 | #define MAX_BITS_PER_WORD 64 |
1bb87f28 JW |
677 | |
678 | /* Width of a word, in units (bytes). */ | |
6f64bf5f | 679 | #define UNITS_PER_WORD (TARGET_ARCH64 ? 8 : 4) |
8b156b3e JJ |
680 | #ifdef IN_LIBGCC2 |
681 | #define MIN_UNITS_PER_WORD UNITS_PER_WORD | |
682 | #else | |
ef0e53ce | 683 | #define MIN_UNITS_PER_WORD 4 |
8b156b3e | 684 | #endif |
7a6cf439 DE |
685 | |
686 | /* Now define the sizes of the C data types. */ | |
687 | ||
688 | #define SHORT_TYPE_SIZE 16 | |
a0a301fc DE |
689 | #define INT_TYPE_SIZE 32 |
690 | #define LONG_TYPE_SIZE (TARGET_ARCH64 ? 64 : 32) | |
7a6cf439 DE |
691 | #define LONG_LONG_TYPE_SIZE 64 |
692 | #define FLOAT_TYPE_SIZE 32 | |
693 | #define DOUBLE_TYPE_SIZE 64 | |
694 | ||
3276910d | 695 | #ifdef SPARC_BI_ARCH |
7a6cf439 | 696 | #define MAX_LONG_TYPE_SIZE 64 |
a0a301fc | 697 | #endif |
7a6cf439 | 698 | |
a0a301fc | 699 | #if 0 |
7a6cf439 DE |
700 | /* ??? This does not work in SunOS 4.x, so it is not enabled here. |
701 | Instead, it is enabled in sol2.h, because it does work under Solaris. */ | |
ba31d94e | 702 | /* Define for support of TFmode long double. |
7a6cf439 DE |
703 | Sparc ABI says that long double is 4 words. */ |
704 | #define LONG_DOUBLE_TYPE_SIZE 128 | |
705 | #endif | |
1bb87f28 JW |
706 | |
707 | /* Width in bits of a pointer. | |
708 | See also the macro `Pmode' defined below. */ | |
7a6cf439 | 709 | #define POINTER_SIZE (TARGET_PTR64 ? 64 : 32) |
1bb87f28 | 710 | |
3276910d RK |
711 | /* If we have to extend pointers (only when TARGET_ARCH64 and not |
712 | TARGET_PTR64), we want to do it unsigned. This macro does nothing | |
713 | if ptr_mode and Pmode are the same. */ | |
714 | #define POINTERS_EXTEND_UNSIGNED 1 | |
715 | ||
4fb4e4b8 DE |
716 | /* A macro to update MODE and UNSIGNEDP when an object whose type |
717 | is TYPE and which has the specified mode and signedness is to be | |
718 | stored in a register. This macro is only called when TYPE is a | |
719 | scalar type. */ | |
720 | #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \ | |
721 | if (TARGET_ARCH64 \ | |
722 | && GET_MODE_CLASS (MODE) == MODE_INT \ | |
723 | && GET_MODE_SIZE (MODE) < UNITS_PER_WORD) \ | |
3276910d | 724 | (MODE) = DImode; |
4fb4e4b8 DE |
725 | |
726 | /* Define this macro if the promotion described by PROMOTE_MODE | |
727 | should also be done for outgoing function arguments. */ | |
728 | /* This is only needed for TARGET_ARCH64, but since PROMOTE_MODE is a no-op | |
729 | for TARGET_ARCH32 this is ok. Otherwise we'd need to add a runtime test | |
730 | for this value. */ | |
731 | #define PROMOTE_FUNCTION_ARGS | |
732 | ||
733 | /* Define this macro if the promotion described by PROMOTE_MODE | |
734 | should also be done for the return value of functions. | |
735 | If this macro is defined, FUNCTION_VALUE must perform the same | |
736 | promotions done by PROMOTE_MODE. */ | |
737 | /* This is only needed for TARGET_ARCH64, but since PROMOTE_MODE is a no-op | |
738 | for TARGET_ARCH32 this is ok. Otherwise we'd need to add a runtime test | |
739 | for this value. */ | |
740 | #define PROMOTE_FUNCTION_RETURN | |
741 | ||
47841d1b JJ |
742 | /* Define this macro if the promotion described by PROMOTE_MODE |
743 | should _only_ be performed for outgoing function arguments or | |
744 | function return values, as specified by PROMOTE_FUNCTION_ARGS | |
745 | and PROMOTE_FUNCTION_RETURN, respectively. */ | |
746 | /* This is only needed for TARGET_ARCH64, but since PROMOTE_MODE is a no-op | |
747 | for TARGET_ARCH32 this is ok. Otherwise we'd need to add a runtime test | |
748 | for this value. For TARGET_ARCH64 we need it, as we don't have instructions | |
749 | for arithmetic operations which do zero/sign extension at the same time, | |
750 | so without this we end up with a srl/sra after every assignment to an | |
751 | user variable, which means very very bad code. */ | |
752 | #define PROMOTE_FOR_CALL_ONLY | |
753 | ||
1bb87f28 | 754 | /* Allocation boundary (in *bits*) for storing arguments in argument list. */ |
6f64bf5f | 755 | #define PARM_BOUNDARY (TARGET_ARCH64 ? 64 : 32) |
1bb87f28 JW |
756 | |
757 | /* Boundary (in *bits*) on which stack pointer should be aligned. */ | |
6f64bf5f | 758 | #define STACK_BOUNDARY (TARGET_ARCH64 ? 128 : 64) |
1bb87f28 | 759 | |
10d1b70f JW |
760 | /* ALIGN FRAMES on double word boundaries */ |
761 | ||
7a6cf439 | 762 | #define SPARC_STACK_ALIGN(LOC) \ |
6f64bf5f | 763 | (TARGET_ARCH64 ? (((LOC)+15) & ~15) : (((LOC)+7) & ~7)) |
10d1b70f | 764 | |
1bb87f28 | 765 | /* Allocation boundary (in *bits*) for the code of a function. */ |
efa3896a | 766 | #define FUNCTION_BOUNDARY 32 |
1bb87f28 JW |
767 | |
768 | /* Alignment of field after `int : 0' in a structure. */ | |
6f64bf5f | 769 | #define EMPTY_FIELD_BOUNDARY (TARGET_ARCH64 ? 64 : 32) |
1bb87f28 JW |
770 | |
771 | /* Every structure's size must be a multiple of this. */ | |
772 | #define STRUCTURE_SIZE_BOUNDARY 8 | |
773 | ||
774 | /* A bitfield declared as `int' forces `int' alignment for the struct. */ | |
775 | #define PCC_BITFIELD_TYPE_MATTERS 1 | |
776 | ||
777 | /* No data type wants to be aligned rounder than this. */ | |
6f64bf5f | 778 | #define BIGGEST_ALIGNMENT (TARGET_ARCH64 ? 128 : 64) |
1bb87f28 | 779 | |
77a02b01 JW |
780 | /* The best alignment to use in cases where we have a choice. */ |
781 | #define FASTEST_ALIGNMENT 64 | |
782 | ||
c219ddf7 BK |
783 | /* Define this macro as an expression for the alignment of a structure |
784 | (given by STRUCT as a tree node) if the alignment computed in the | |
785 | usual way is COMPUTED and the alignment explicitly specified was | |
786 | SPECIFIED. | |
787 | ||
788 | The default is to use SPECIFIED if it is larger; otherwise, use | |
789 | the smaller of COMPUTED and `BIGGEST_ALIGNMENT' */ | |
790 | #define ROUND_TYPE_ALIGN(STRUCT, COMPUTED, SPECIFIED) \ | |
791 | (TARGET_FASTER_STRUCTS ? \ | |
792 | ((TREE_CODE (STRUCT) == RECORD_TYPE \ | |
793 | || TREE_CODE (STRUCT) == UNION_TYPE \ | |
794 | || TREE_CODE (STRUCT) == QUAL_UNION_TYPE) \ | |
795 | && TYPE_FIELDS (STRUCT) != 0 \ | |
796 | ? MAX (MAX ((COMPUTED), (SPECIFIED)), BIGGEST_ALIGNMENT) \ | |
797 | : MAX ((COMPUTED), (SPECIFIED))) \ | |
798 | : MAX ((COMPUTED), (SPECIFIED))) | |
799 | ||
1bb87f28 JW |
800 | /* Make strings word-aligned so strcpy from constants will be faster. */ |
801 | #define CONSTANT_ALIGNMENT(EXP, ALIGN) \ | |
d2a8e680 RS |
802 | ((TREE_CODE (EXP) == STRING_CST \ |
803 | && (ALIGN) < FASTEST_ALIGNMENT) \ | |
804 | ? FASTEST_ALIGNMENT : (ALIGN)) | |
1bb87f28 JW |
805 | |
806 | /* Make arrays of chars word-aligned for the same reasons. */ | |
807 | #define DATA_ALIGNMENT(TYPE, ALIGN) \ | |
808 | (TREE_CODE (TYPE) == ARRAY_TYPE \ | |
809 | && TYPE_MODE (TREE_TYPE (TYPE)) == QImode \ | |
77a02b01 | 810 | && (ALIGN) < FASTEST_ALIGNMENT ? FASTEST_ALIGNMENT : (ALIGN)) |
1bb87f28 | 811 | |
b4ac57ab | 812 | /* Set this nonzero if move instructions will actually fail to work |
1bb87f28 | 813 | when given unaligned data. */ |
b4ac57ab | 814 | #define STRICT_ALIGNMENT 1 |
1bb87f28 JW |
815 | |
816 | /* Things that must be doubleword aligned cannot go in the text section, | |
817 | because the linker fails to align the text section enough! | |
7a6cf439 | 818 | Put them in the data section. This macro is only used in this file. */ |
1bb87f28 JW |
819 | #define MAX_TEXT_ALIGN 32 |
820 | ||
68d69835 JM |
821 | /* This forces all variables and constants to the data section when PIC. |
822 | This is because the SunOS 4 shared library scheme thinks everything in | |
823 | text is a function, and patches the address to point to a loader stub. */ | |
824 | /* This is defined to zero for every system which doesn't use the a.out object | |
825 | file format. */ | |
826 | #ifndef SUNOS4_SHARED_LIBRARIES | |
827 | #define SUNOS4_SHARED_LIBRARIES 0 | |
828 | #endif | |
1bb87f28 JW |
829 | \f |
830 | /* Standard register usage. */ | |
831 | ||
832 | /* Number of actual hardware registers. | |
833 | The hardware registers are assigned numbers for the compiler | |
834 | from 0 to just below FIRST_PSEUDO_REGISTER. | |
835 | All registers that the compiler knows about must be given numbers, | |
836 | even those that are not normally considered general registers. | |
837 | ||
7a6cf439 DE |
838 | SPARC has 32 integer registers and 32 floating point registers. |
839 | 64 bit SPARC has 32 additional fp regs, but the odd numbered ones are not | |
840 | accessible. We still account for them to simplify register computations | |
841 | (eg: in CLASS_MAX_NREGS). There are also 4 fp condition code registers, so | |
842 | 32+32+32+4 == 100. | |
563c12b0 RH |
843 | Register 100 is used as the integer condition code register. |
844 | Register 101 is used as the soft frame pointer register. */ | |
1bb87f28 | 845 | |
563c12b0 | 846 | #define FIRST_PSEUDO_REGISTER 102 |
6afca97d | 847 | |
4fb4e4b8 | 848 | #define SPARC_FIRST_FP_REG 32 |
6afca97d | 849 | /* Additional V9 fp regs. */ |
4fb4e4b8 DE |
850 | #define SPARC_FIRST_V9_FP_REG 64 |
851 | #define SPARC_LAST_V9_FP_REG 95 | |
c4ce6853 DE |
852 | /* V9 %fcc[0123]. V8 uses (figuratively) %fcc0. */ |
853 | #define SPARC_FIRST_V9_FCC_REG 96 | |
854 | #define SPARC_LAST_V9_FCC_REG 99 | |
855 | /* V8 fcc reg. */ | |
856 | #define SPARC_FCC_REG 96 | |
857 | /* Integer CC reg. We don't distinguish %icc from %xcc. */ | |
858 | #define SPARC_ICC_REG 100 | |
1bb87f28 | 859 | |
4fb4e4b8 DE |
860 | /* Nonzero if REGNO is an fp reg. */ |
861 | #define SPARC_FP_REG_P(REGNO) \ | |
862 | ((REGNO) >= SPARC_FIRST_FP_REG && (REGNO) <= SPARC_LAST_V9_FP_REG) | |
863 | ||
864 | /* Argument passing regs. */ | |
865 | #define SPARC_OUTGOING_INT_ARG_FIRST 8 | |
a9e95099 | 866 | #define SPARC_INCOMING_INT_ARG_FIRST (TARGET_FLAT ? 8 : 24) |
4fb4e4b8 DE |
867 | #define SPARC_FP_ARG_FIRST 32 |
868 | ||
1bb87f28 JW |
869 | /* 1 for registers that have pervasive standard uses |
870 | and are not available for the register allocator. | |
4fb4e4b8 | 871 | |
7a6cf439 | 872 | On non-v9 systems: |
34ad7aaf JW |
873 | g1 is free to use as temporary. |
874 | g2-g4 are reserved for applications. Gcc normally uses them as | |
875 | temporaries, but this can be disabled via the -mno-app-regs option. | |
7a6cf439 | 876 | g5 through g7 are reserved for the operating system. |
4fb4e4b8 | 877 | |
7a6cf439 | 878 | On v9 systems: |
a0a301fc DE |
879 | g1,g5 are free to use as temporaries, and are free to use between calls |
880 | if the call is to an external function via the PLT. | |
881 | g4 is free to use as a temporary in the non-embedded case. | |
882 | g4 is reserved in the embedded case. | |
4fb4e4b8 | 883 | g2-g3 are reserved for applications. Gcc normally uses them as |
bafb031b | 884 | temporaries, but this can be disabled via the -mno-app-regs option. |
a0a301fc DE |
885 | g6-g7 are reserved for the operating system (or application in |
886 | embedded case). | |
7a6cf439 DE |
887 | ??? Register 1 is used as a temporary by the 64 bit sethi pattern, so must |
888 | currently be a fixed register until this pattern is rewritten. | |
889 | Register 1 is also used when restoring call-preserved registers in large | |
6afca97d DE |
890 | stack frames. |
891 | ||
892 | Registers fixed in arch32 and not arch64 (or vice-versa) are marked in | |
893 | CONDITIONAL_REGISTER_USAGE in order to properly handle -ffixed-. | |
894 | */ | |
7a6cf439 | 895 | |
7a6cf439 | 896 | #define FIXED_REGISTERS \ |
e48addee | 897 | {1, 0, 2, 2, 2, 2, 1, 1, \ |
7a6cf439 DE |
898 | 0, 0, 0, 0, 0, 0, 1, 0, \ |
899 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
900 | 0, 0, 0, 0, 0, 0, 1, 1, \ | |
901 | \ | |
902 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
903 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
904 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
905 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
906 | \ | |
907 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
908 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
909 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
910 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
911 | \ | |
563c12b0 | 912 | 0, 0, 0, 0, 0, 1} |
1bb87f28 JW |
913 | |
914 | /* 1 for registers not available across function calls. | |
915 | These must include the FIXED_REGISTERS and also any | |
916 | registers that can be used without being saved. | |
917 | The latter must include the registers where values are returned | |
918 | and the register where structure-value addresses are passed. | |
919 | Aside from that, you can include as many other registers as you like. */ | |
7a6cf439 | 920 | |
bafb031b DE |
921 | #define CALL_USED_REGISTERS \ |
922 | {1, 1, 1, 1, 1, 1, 1, 1, \ | |
923 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
924 | 0, 0, 0, 0, 0, 0, 0, 0, \ | |
925 | 0, 0, 0, 0, 0, 0, 1, 1, \ | |
926 | \ | |
927 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
928 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
929 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
930 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
931 | \ | |
932 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
933 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
934 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
935 | 1, 1, 1, 1, 1, 1, 1, 1, \ | |
936 | \ | |
563c12b0 | 937 | 1, 1, 1, 1, 1, 1} |
1bb87f28 | 938 | |
c4ce6853 DE |
939 | /* If !TARGET_FPU, then make the fp registers and fp cc regs fixed so that |
940 | they won't be allocated. */ | |
26c5587d JW |
941 | |
942 | #define CONDITIONAL_REGISTER_USAGE \ | |
943 | do \ | |
944 | { \ | |
5b43fed1 | 945 | if (PIC_OFFSET_TABLE_REGNUM != INVALID_REGNUM) \ |
c7b2eb81 VM |
946 | { \ |
947 | fixed_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \ | |
948 | call_used_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \ | |
949 | } \ | |
e48addee JJ |
950 | /* If the user has passed -f{fixed,call-{used,saved}}-g5 */ \ |
951 | /* then honour it. */ \ | |
952 | if (TARGET_ARCH32 && fixed_regs[5]) \ | |
953 | fixed_regs[5] = 1; \ | |
954 | else if (TARGET_ARCH64 && fixed_regs[5] == 2) \ | |
955 | fixed_regs[5] = 0; \ | |
6afca97d DE |
956 | if (! TARGET_V9) \ |
957 | { \ | |
958 | int regno; \ | |
959 | for (regno = SPARC_FIRST_V9_FP_REG; \ | |
960 | regno <= SPARC_LAST_V9_FP_REG; \ | |
961 | regno++) \ | |
962 | fixed_regs[regno] = 1; \ | |
c4ce6853 DE |
963 | /* %fcc0 is used by v8 and v9. */ \ |
964 | for (regno = SPARC_FIRST_V9_FCC_REG + 1; \ | |
965 | regno <= SPARC_LAST_V9_FCC_REG; \ | |
966 | regno++) \ | |
967 | fixed_regs[regno] = 1; \ | |
6afca97d | 968 | } \ |
26c5587d JW |
969 | if (! TARGET_FPU) \ |
970 | { \ | |
971 | int regno; \ | |
c4ce6853 | 972 | for (regno = 32; regno < SPARC_LAST_V9_FCC_REG; regno++) \ |
26c5587d JW |
973 | fixed_regs[regno] = 1; \ |
974 | } \ | |
e48addee JJ |
975 | /* If the user has passed -f{fixed,call-{used,saved}}-g2 */ \ |
976 | /* then honour it. Likewise with g3 and g4. */ \ | |
977 | if (fixed_regs[2] == 2) \ | |
978 | fixed_regs[2] = ! TARGET_APP_REGS; \ | |
979 | if (fixed_regs[3] == 2) \ | |
980 | fixed_regs[3] = ! TARGET_APP_REGS; \ | |
981 | if (TARGET_ARCH32 && fixed_regs[4] == 2) \ | |
982 | fixed_regs[4] = ! TARGET_APP_REGS; \ | |
983 | else if (TARGET_CM_EMBMEDANY) \ | |
984 | fixed_regs[4] = 1; \ | |
985 | else if (fixed_regs[4] == 2) \ | |
986 | fixed_regs[4] = 0; \ | |
5c56efde DE |
987 | if (TARGET_FLAT) \ |
988 | { \ | |
d70e94ec | 989 | int regno; \ |
5c56efde DE |
990 | /* Let the compiler believe the frame pointer is still \ |
991 | %fp, but output it as %i7. */ \ | |
992 | fixed_regs[31] = 1; \ | |
563c12b0 | 993 | reg_names[HARD_FRAME_POINTER_REGNUM] = "%i7"; \ |
7d167afd | 994 | /* Disable leaf functions */ \ |
2e09e75a | 995 | memset (sparc_leaf_regs, 0, FIRST_PSEUDO_REGISTER); \ |
d70e94ec JJ |
996 | /* Make LEAF_REG_REMAP a noop. */ \ |
997 | for (regno = 0; regno < FIRST_PSEUDO_REGISTER; regno++) \ | |
998 | leaf_reg_remap [regno] = regno; \ | |
5c56efde | 999 | } \ |
26c5587d JW |
1000 | } \ |
1001 | while (0) | |
1002 | ||
1bb87f28 JW |
1003 | /* Return number of consecutive hard regs needed starting at reg REGNO |
1004 | to hold something of mode MODE. | |
1005 | This is ordinarily the length in words of a value of mode MODE | |
1006 | but can be less for certain modes in special long registers. | |
1007 | ||
1008 | On SPARC, ordinary registers hold 32 bits worth; | |
1009 | this means both integer and floating point registers. | |
7a6cf439 DE |
1010 | On v9, integer regs hold 64 bits worth; floating point regs hold |
1011 | 32 bits worth (this includes the new fp regs as even the odd ones are | |
1012 | included in the hard register count). */ | |
1bb87f28 | 1013 | |
7a6cf439 | 1014 | #define HARD_REGNO_NREGS(REGNO, MODE) \ |
6f64bf5f | 1015 | (TARGET_ARCH64 \ |
563c12b0 RH |
1016 | ? ((REGNO) < 32 || (REGNO) == FRAME_POINTER_REGNUM \ |
1017 | ? (GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD \ | |
1018 | : (GET_MODE_SIZE (MODE) + 3) / 4) \ | |
7a6cf439 | 1019 | : ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)) |
1bb87f28 | 1020 | |
ec8e621d KG |
1021 | /* Due to the ARCH64 descrepancy above we must override this next |
1022 | macro too. */ | |
ddef6bc7 JJ |
1023 | #define REGMODE_NATURAL_SIZE(MODE) \ |
1024 | ((TARGET_ARCH64 && FLOAT_MODE_P (MODE)) ? 4 : UNITS_PER_WORD) | |
284d86e9 | 1025 | |
1bb87f28 | 1026 | /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. |
923a8d06 | 1027 | See sparc.c for how we initialize this. */ |
0b5826ac | 1028 | extern const int *hard_regno_mode_classes; |
7a6cf439 | 1029 | extern int sparc_mode_class[]; |
ddef6bc7 JJ |
1030 | |
1031 | /* ??? Because of the funny way we pass parameters we should allow certain | |
1032 | ??? types of float/complex values to be in integer registers during | |
1033 | ??? RTL generation. This only matters on arch32. */ | |
1bb87f28 | 1034 | #define HARD_REGNO_MODE_OK(REGNO, MODE) \ |
7a6cf439 | 1035 | ((hard_regno_mode_classes[REGNO] & sparc_mode_class[MODE]) != 0) |
1bb87f28 JW |
1036 | |
1037 | /* Value is 1 if it is a good idea to tie two pseudo registers | |
1038 | when one has mode MODE1 and one has mode MODE2. | |
1039 | If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2, | |
7a6cf439 DE |
1040 | for any hard reg, then this must be 0 for correct output. |
1041 | ||
1042 | For V9: SFmode can't be combined with other float modes, because they can't | |
1043 | be allocated to the %d registers. Also, DFmode won't fit in odd %f | |
1044 | registers, but SFmode will. */ | |
1bb87f28 | 1045 | #define MODES_TIEABLE_P(MODE1, MODE2) \ |
7a6cf439 DE |
1046 | ((MODE1) == (MODE2) \ |
1047 | || (GET_MODE_CLASS (MODE1) == GET_MODE_CLASS (MODE2) \ | |
1048 | && (! TARGET_V9 \ | |
1049 | || (GET_MODE_CLASS (MODE1) != MODE_FLOAT \ | |
1050 | || (MODE1 != SFmode && MODE2 != SFmode))))) | |
1bb87f28 JW |
1051 | |
1052 | /* Specify the registers used for certain standard purposes. | |
1053 | The values of these macros are register numbers. */ | |
1054 | ||
1055 | /* SPARC pc isn't overloaded on a register that the compiler knows about. */ | |
1056 | /* #define PC_REGNUM */ | |
1057 | ||
1058 | /* Register to use for pushing function arguments. */ | |
1059 | #define STACK_POINTER_REGNUM 14 | |
1060 | ||
563c12b0 RH |
1061 | /* The stack bias (amount by which the hardware register is offset by). */ |
1062 | #define SPARC_STACK_BIAS ((TARGET_ARCH64 && TARGET_STACK_BIAS) ? 2047 : 0) | |
1063 | ||
4fb4e4b8 | 1064 | /* Actual top-of-stack address is 92/176 greater than the contents of the |
7a6cf439 DE |
1065 | stack pointer register for !v9/v9. That is: |
1066 | - !v9: 64 bytes for the in and local registers, 4 bytes for structure return | |
4fb4e4b8 DE |
1067 | address, and 6*4 bytes for the 6 register parameters. |
1068 | - v9: 128 bytes for the in and local registers + 6*8 bytes for the integer | |
1069 | parameter regs. */ | |
563c12b0 | 1070 | #define STACK_POINTER_OFFSET (FIRST_PARM_OFFSET(0) + SPARC_STACK_BIAS) |
1ccfa253 | 1071 | |
1bb87f28 | 1072 | /* Base register for access to local variables of the function. */ |
563c12b0 RH |
1073 | #define HARD_FRAME_POINTER_REGNUM 30 |
1074 | ||
1075 | /* The soft frame pointer does not have the stack bias applied. */ | |
1076 | #define FRAME_POINTER_REGNUM 101 | |
1077 | ||
1078 | /* Given the stack bias, the stack pointer isn't actually aligned. */ | |
1079 | #define INIT_EXPANDERS \ | |
1080 | do { \ | |
1081 | if (cfun && cfun->emit->regno_pointer_align && SPARC_STACK_BIAS) \ | |
1082 | { \ | |
1083 | REGNO_POINTER_ALIGN (STACK_POINTER_REGNUM) = BITS_PER_UNIT; \ | |
1084 | REGNO_POINTER_ALIGN (HARD_FRAME_POINTER_REGNUM) = BITS_PER_UNIT; \ | |
1085 | } \ | |
1086 | } while (0) | |
1bb87f28 JW |
1087 | |
1088 | /* Value should be nonzero if functions must have frame pointers. | |
1089 | Zero means the frame pointer need not be set up (and parms | |
1090 | may be accessed via the stack pointer) in functions that seem suitable. | |
1091 | This is computed in `reload', in reload1.c. | |
a061b9fa | 1092 | Used in flow.c, global.c, and reload1.c. |
1bb87f28 | 1093 | |
a061b9fa DE |
1094 | Being a non-leaf function does not mean a frame pointer is needed in the |
1095 | flat window model. However, the debugger won't be able to backtrace through | |
1096 | us with out it. */ | |
563c12b0 RH |
1097 | #define FRAME_POINTER_REQUIRED \ |
1098 | (TARGET_FLAT \ | |
1099 | ? (current_function_calls_alloca \ | |
1100 | || current_function_varargs \ | |
1101 | || !leaf_function_p ()) \ | |
5c56efde | 1102 | : ! (leaf_function_p () && only_leaf_regs_used ())) |
1bb87f28 | 1103 | |
1bb87f28 | 1104 | /* Base register for access to arguments of the function. */ |
5c56efde | 1105 | #define ARG_POINTER_REGNUM FRAME_POINTER_REGNUM |
1bb87f28 | 1106 | |
6098b63e | 1107 | /* Register in which static-chain is passed to a function. This must |
c8392688 | 1108 | not be a register used by the prologue. */ |
6f64bf5f | 1109 | #define STATIC_CHAIN_REGNUM (TARGET_ARCH64 ? 5 : 2) |
1bb87f28 JW |
1110 | |
1111 | /* Register which holds offset table for position-independent | |
1112 | data references. */ | |
1113 | ||
5b43fed1 | 1114 | #define PIC_OFFSET_TABLE_REGNUM (flag_pic ? 23 : INVALID_REGNUM) |
1bb87f28 | 1115 | |
82d6b402 RH |
1116 | /* Pick a default value we can notice from override_options: |
1117 | !v9: Default is on. | |
1118 | v9: Default is off. */ | |
1119 | ||
1120 | #define DEFAULT_PCC_STRUCT_RETURN -1 | |
1121 | ||
d9ca49d5 | 1122 | /* Sparc ABI says that quad-precision floats and all structures are returned |
7a6cf439 | 1123 | in memory. |
4fb4e4b8 | 1124 | For v9: unions <= 32 bytes in size are returned in int regs, |
82d6b402 | 1125 | structures up to 32 bytes are returned in int and fp regs. */ |
4fb4e4b8 | 1126 | |
686667bf | 1127 | #define RETURN_IN_MEMORY(TYPE) \ |
4fb4e4b8 DE |
1128 | (TARGET_ARCH32 \ |
1129 | ? (TYPE_MODE (TYPE) == BLKmode \ | |
1130 | || TYPE_MODE (TYPE) == TFmode \ | |
1131 | || TYPE_MODE (TYPE) == TCmode) \ | |
82d6b402 | 1132 | : (TYPE_MODE (TYPE) == BLKmode \ |
f07d22aa | 1133 | && (unsigned HOST_WIDE_INT) int_size_in_bytes (TYPE) > 32)) |
d9ca49d5 | 1134 | |
1bb87f28 JW |
1135 | /* Functions which return large structures get the address |
1136 | to place the wanted value at offset 64 from the frame. | |
7a6cf439 DE |
1137 | Must reserve 64 bytes for the in and local registers. |
1138 | v9: Functions which return large structures get the address to place the | |
1139 | wanted value from an invisible first argument. */ | |
1bb87f28 JW |
1140 | /* Used only in other #defines in this file. */ |
1141 | #define STRUCT_VALUE_OFFSET 64 | |
1142 | ||
1143 | #define STRUCT_VALUE \ | |
6f64bf5f | 1144 | (TARGET_ARCH64 \ |
7a6cf439 | 1145 | ? 0 \ |
c5c76735 JL |
1146 | : gen_rtx_MEM (Pmode, plus_constant (stack_pointer_rtx, \ |
1147 | STRUCT_VALUE_OFFSET))) | |
1148 | ||
1bb87f28 | 1149 | #define STRUCT_VALUE_INCOMING \ |
c5c76735 JL |
1150 | (TARGET_ARCH64 \ |
1151 | ? 0 \ | |
1152 | : gen_rtx_MEM (Pmode, plus_constant (frame_pointer_rtx, \ | |
1153 | STRUCT_VALUE_OFFSET))) | |
1bb87f28 JW |
1154 | \f |
1155 | /* Define the classes of registers for register constraints in the | |
1156 | machine description. Also define ranges of constants. | |
1157 | ||
1158 | One of the classes must always be named ALL_REGS and include all hard regs. | |
1159 | If there is more than one class, another class must be named NO_REGS | |
1160 | and contain no registers. | |
1161 | ||
1162 | The name GENERAL_REGS must be the name of a class (or an alias for | |
1163 | another name such as ALL_REGS). This is the class of registers | |
1164 | that is allowed by "g" or "r" in a register constraint. | |
1165 | Also, registers outside this class are allocated only when | |
1166 | instructions express preferences for them. | |
1167 | ||
1168 | The classes must be numbered in nondecreasing order; that is, | |
1169 | a larger-numbered class must never be contained completely | |
1170 | in a smaller-numbered class. | |
1171 | ||
1172 | For any two classes, it is very desirable that there be another | |
1173 | class that represents their union. */ | |
1174 | ||
4fb4e4b8 DE |
1175 | /* The SPARC has various kinds of registers: general, floating point, |
1176 | and condition codes [well, it has others as well, but none that we | |
1177 | care directly about]. | |
24b63396 JW |
1178 | |
1179 | For v9 we must distinguish between the upper and lower floating point | |
1180 | registers because the upper ones can't hold SFmode values. | |
1181 | HARD_REGNO_MODE_OK won't help here because reload assumes that register(s) | |
1182 | satisfying a group need for a class will also satisfy a single need for | |
1183 | that class. EXTRA_FP_REGS is a bit of a misnomer as it covers all 64 fp | |
1184 | regs. | |
1185 | ||
1186 | It is important that one class contains all the general and all the standard | |
1187 | fp regs. Otherwise find_reg() won't properly allocate int regs for moves, | |
1188 | because reg_class_record() will bias the selection in favor of fp regs, | |
1189 | because reg_class_subunion[GENERAL_REGS][FP_REGS] will yield FP_REGS, | |
1190 | because FP_REGS > GENERAL_REGS. | |
1191 | ||
1192 | It is also important that one class contain all the general and all the | |
1193 | fp regs. Otherwise when spilling a DFmode reg, it may be from EXTRA_FP_REGS | |
1194 | but find_reloads() may use class GENERAL_OR_FP_REGS. This will cause | |
1195 | allocate_reload_reg() to bypass it causing an abort because the compiler | |
1196 | thinks it doesn't have a spill reg when in fact it does. | |
1197 | ||
7a6cf439 DE |
1198 | v9 also has 4 floating point condition code registers. Since we don't |
1199 | have a class that is the union of FPCC_REGS with either of the others, | |
1200 | it is important that it appear first. Otherwise the compiler will die | |
1201 | trying to compile _fixunsdfsi because fix_truncdfsi2 won't match its | |
c4ce6853 DE |
1202 | constraints. |
1203 | ||
1204 | It is important that SPARC_ICC_REG have class NO_REGS. Otherwise combine | |
1205 | may try to use it to hold an SImode value. See register_operand. | |
956d6950 | 1206 | ??? Should %fcc[0123] be handled similarly? |
c4ce6853 | 1207 | */ |
7a6cf439 | 1208 | |
284d86e9 JC |
1209 | enum reg_class { NO_REGS, FPCC_REGS, I64_REGS, GENERAL_REGS, FP_REGS, |
1210 | EXTRA_FP_REGS, GENERAL_OR_FP_REGS, GENERAL_OR_EXTRA_FP_REGS, | |
7a6cf439 | 1211 | ALL_REGS, LIM_REG_CLASSES }; |
1bb87f28 JW |
1212 | |
1213 | #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
1214 | ||
80ffc95e | 1215 | /* Give names of register classes as strings for dump file. */ |
1bb87f28 JW |
1216 | |
1217 | #define REG_CLASS_NAMES \ | |
284d86e9 JC |
1218 | { "NO_REGS", "FPCC_REGS", "I64_REGS", "GENERAL_REGS", "FP_REGS", \ |
1219 | "EXTRA_FP_REGS", "GENERAL_OR_FP_REGS", "GENERAL_OR_EXTRA_FP_REGS", \ | |
1220 | "ALL_REGS" } | |
1bb87f28 JW |
1221 | |
1222 | /* Define which registers fit in which classes. | |
1223 | This is an initializer for a vector of HARD_REG_SET | |
1224 | of length N_REG_CLASSES. */ | |
1225 | ||
563c12b0 RH |
1226 | #define REG_CLASS_CONTENTS \ |
1227 | {{0, 0, 0, 0}, /* NO_REGS */ \ | |
1228 | {0, 0, 0, 0xf}, /* FPCC_REGS */ \ | |
1229 | {0xffff, 0, 0, 0}, /* I64_REGS */ \ | |
1230 | {-1, 0, 0, 0x20}, /* GENERAL_REGS */ \ | |
1231 | {0, -1, 0, 0}, /* FP_REGS */ \ | |
1232 | {0, -1, -1, 0}, /* EXTRA_FP_REGS */ \ | |
1233 | {-1, -1, 0, 0x20}, /* GENERAL_OR_FP_REGS */ \ | |
1234 | {-1, -1, -1, 0x20}, /* GENERAL_OR_EXTRA_FP_REGS */ \ | |
1235 | {-1, -1, -1, 0x3f}} /* ALL_REGS */ | |
1bb87f28 JW |
1236 | |
1237 | /* The same information, inverted: | |
1238 | Return the class number of the smallest class containing | |
1239 | reg number REGNO. This could be a conditional expression | |
1240 | or could index an array. */ | |
1241 | ||
f540a7d3 | 1242 | extern enum reg_class sparc_regno_reg_class[FIRST_PSEUDO_REGISTER]; |
c4ce6853 DE |
1243 | |
1244 | #define REGNO_REG_CLASS(REGNO) sparc_regno_reg_class[(REGNO)] | |
1bb87f28 | 1245 | |
7a6cf439 | 1246 | /* This is the order in which to allocate registers normally. |
51f0e748 | 1247 | |
af54350e | 1248 | We put %f0-%f7 last among the float registers, so as to make it more |
6a4bb1fa | 1249 | likely that a pseudo-register which dies in the float return register |
af54350e DM |
1250 | area will get allocated to the float return register, thus saving a move |
1251 | instruction at the end of the function. | |
1252 | ||
1253 | Similarly for integer return value registers. | |
1254 | ||
1255 | We know in this case that we will not end up with a leaf function. | |
1256 | ||
1257 | The register allocater is given the global and out registers first | |
1258 | because these registers are call clobbered and thus less useful to | |
1259 | global register allocation. | |
1260 | ||
1261 | Next we list the local and in registers. They are not call clobbered | |
1262 | and thus very useful for global register allocation. We list the input | |
1263 | registers before the locals so that it is more likely the incoming | |
1264 | arguments received in those registers can just stay there and not be | |
1265 | reloaded. */ | |
6afca97d | 1266 | |
7a6cf439 | 1267 | #define REG_ALLOC_ORDER \ |
af54350e DM |
1268 | { 1, 2, 3, 4, 5, 6, 7, /* %g1-%g7 */ \ |
1269 | 13, 12, 11, 10, 9, 8, /* %o5-%o0 */ \ | |
1270 | 15, /* %o7 */ \ | |
1271 | 16, 17, 18, 19, 20, 21, 22, 23, /* %l0-%l7 */ \ | |
1272 | 29, 28, 27, 26, 25, 24, 31, /* %i5-%i0,%i7 */\ | |
7a6cf439 | 1273 | 40, 41, 42, 43, 44, 45, 46, 47, /* %f8-%f15 */ \ |
7a6cf439 DE |
1274 | 48, 49, 50, 51, 52, 53, 54, 55, /* %f16-%f23 */ \ |
1275 | 56, 57, 58, 59, 60, 61, 62, 63, /* %f24-%f31 */ \ | |
1276 | 64, 65, 66, 67, 68, 69, 70, 71, /* %f32-%f39 */ \ | |
1277 | 72, 73, 74, 75, 76, 77, 78, 79, /* %f40-%f47 */ \ | |
4fb4e4b8 DE |
1278 | 80, 81, 82, 83, 84, 85, 86, 87, /* %f48-%f55 */ \ |
1279 | 88, 89, 90, 91, 92, 93, 94, 95, /* %f56-%f63 */ \ | |
af54350e DM |
1280 | 39, 38, 37, 36, 35, 34, 33, 32, /* %f7-%f0 */ \ |
1281 | 96, 97, 98, 99, /* %fcc0-3 */ \ | |
1282 | 100, 0, 14, 30, 101} /* %icc, %g0, %o6, %i6, %sfp */ | |
1bb87f28 JW |
1283 | |
1284 | /* This is the order in which to allocate registers for | |
af54350e DM |
1285 | leaf functions. If all registers can fit in the global and |
1286 | output registers, then we have the possibility of having a leaf | |
1287 | function. | |
1288 | ||
1289 | The macro actually mentioned the input registers first, | |
1290 | because they get renumbered into the output registers once | |
1291 | we know really do have a leaf function. | |
1292 | ||
1293 | To be more precise, this register allocation order is used | |
1294 | when %o7 is found to not be clobbered right before register | |
1295 | allocation. Normally, the reason %o7 would be clobbered is | |
1296 | due to a call which could not be transformed into a sibling | |
1297 | call. | |
1298 | ||
1299 | As a consequence, it is possible to use the leaf register | |
1300 | allocation order and not end up with a leaf function. We will | |
1301 | not get suboptimal register allocation in that case because by | |
1302 | definition of being potentially leaf, there were no function | |
1303 | calls. Therefore, allocation order within the local register | |
1304 | window is not critical like it is when we do have function calls. */ | |
6afca97d | 1305 | |
7a6cf439 | 1306 | #define REG_LEAF_ALLOC_ORDER \ |
af54350e DM |
1307 | { 1, 2, 3, 4, 5, 6, 7, /* %g1-%g7 */ \ |
1308 | 29, 28, 27, 26, 25, 24, /* %i5-%i0 */ \ | |
1309 | 15, /* %o7 */ \ | |
1310 | 13, 12, 11, 10, 9, 8, /* %o5-%o0 */ \ | |
1311 | 16, 17, 18, 19, 20, 21, 22, 23, /* %l0-%l7 */ \ | |
1312 | 40, 41, 42, 43, 44, 45, 46, 47, /* %f8-%f15 */ \ | |
1313 | 48, 49, 50, 51, 52, 53, 54, 55, /* %f16-%f23 */ \ | |
1314 | 56, 57, 58, 59, 60, 61, 62, 63, /* %f24-%f31 */ \ | |
1315 | 64, 65, 66, 67, 68, 69, 70, 71, /* %f32-%f39 */ \ | |
1316 | 72, 73, 74, 75, 76, 77, 78, 79, /* %f40-%f47 */ \ | |
1317 | 80, 81, 82, 83, 84, 85, 86, 87, /* %f48-%f55 */ \ | |
1318 | 88, 89, 90, 91, 92, 93, 94, 95, /* %f56-%f63 */ \ | |
1319 | 39, 38, 37, 36, 35, 34, 33, 32, /* %f7-%f0 */ \ | |
1320 | 96, 97, 98, 99, /* %fcc0-3 */ \ | |
1321 | 100, 0, 14, 30, 31, 101} /* %icc, %g0, %o6, %i6, %i7, %sfp */ | |
e48addee | 1322 | |
1bb87f28 JW |
1323 | #define ORDER_REGS_FOR_LOCAL_ALLOC order_regs_for_local_alloc () |
1324 | ||
7d167afd JJ |
1325 | extern char sparc_leaf_regs[]; |
1326 | #define LEAF_REGISTERS sparc_leaf_regs | |
1bb87f28 | 1327 | |
d70e94ec | 1328 | extern char leaf_reg_remap[]; |
1bb87f28 | 1329 | #define LEAF_REG_REMAP(REGNO) (leaf_reg_remap[REGNO]) |
1bb87f28 | 1330 | |
1bb87f28 JW |
1331 | /* The class value for index registers, and the one for base regs. */ |
1332 | #define INDEX_REG_CLASS GENERAL_REGS | |
1333 | #define BASE_REG_CLASS GENERAL_REGS | |
1334 | ||
24b63396 | 1335 | /* Local macro to handle the two v9 classes of FP regs. */ |
24b63396 | 1336 | #define FP_REG_CLASS_P(CLASS) ((CLASS) == FP_REGS || (CLASS) == EXTRA_FP_REGS) |
24b63396 | 1337 | |
6afca97d DE |
1338 | /* Get reg_class from a letter such as appears in the machine description. |
1339 | In the not-v9 case, coerce v9's 'e' class to 'f', so we can use 'e' in the | |
bfd6bc60 | 1340 | .md file for v8 and v9. |
284d86e9 JC |
1341 | 'd' and 'b' are used for single and double precision VIS operations, |
1342 | if TARGET_VIS. | |
80ffc95e | 1343 | 'h' is used for V8+ 64 bit global and out registers. */ |
bfd6bc60 JC |
1344 | |
1345 | #define REG_CLASS_FROM_LETTER(C) \ | |
1346 | (TARGET_V9 \ | |
1347 | ? ((C) == 'f' ? FP_REGS \ | |
1348 | : (C) == 'e' ? EXTRA_FP_REGS \ | |
1349 | : (C) == 'c' ? FPCC_REGS \ | |
284d86e9 JC |
1350 | : ((C) == 'd' && TARGET_VIS) ? FP_REGS\ |
1351 | : ((C) == 'b' && TARGET_VIS) ? EXTRA_FP_REGS\ | |
1352 | : ((C) == 'h' && TARGET_V8PLUS) ? I64_REGS\ | |
bfd6bc60 JC |
1353 | : NO_REGS) \ |
1354 | : ((C) == 'f' ? FP_REGS \ | |
1355 | : (C) == 'e' ? FP_REGS \ | |
1356 | : (C) == 'c' ? FPCC_REGS \ | |
6afca97d | 1357 | : NO_REGS)) |
1bb87f28 JW |
1358 | |
1359 | /* The letters I, J, K, L and M in a register constraint string | |
1360 | can be used to stand for particular ranges of immediate operands. | |
1361 | This macro defines what the ranges are. | |
1362 | C is the letter, and VALUE is a constant value. | |
1363 | Return 1 if VALUE is in the range specified by C. | |
1364 | ||
18c5947f | 1365 | `I' is used for the range of constants an insn can actually contain. |
1bb87f28 | 1366 | `J' is used for the range which is just zero (since that is R0). |
18c5947f DE |
1367 | `K' is used for constants which can be loaded with a single sethi insn. |
1368 | `L' is used for the range of constants supported by the movcc insns. | |
7d6040e8 AO |
1369 | `M' is used for the range of constants supported by the movrcc insns. |
1370 | `N' is like K, but for constants wider than 32 bits. */ | |
1bb87f28 | 1371 | |
1ccfa253 DE |
1372 | #define SPARC_SIMM10_P(X) ((unsigned HOST_WIDE_INT) (X) + 0x200 < 0x400) |
1373 | #define SPARC_SIMM11_P(X) ((unsigned HOST_WIDE_INT) (X) + 0x400 < 0x800) | |
1374 | #define SPARC_SIMM13_P(X) ((unsigned HOST_WIDE_INT) (X) + 0x1000 < 0x2000) | |
18c5947f DE |
1375 | /* 10 and 11 bit immediates are only used for a few specific insns. |
1376 | SMALL_INT is used throughout the port so we continue to use it. */ | |
1377 | #define SMALL_INT(X) (SPARC_SIMM13_P (INTVAL (X))) | |
284d86e9 | 1378 | /* 13 bit immediate, considering only the low 32 bits */ |
9e0625a3 AO |
1379 | #define SMALL_INT32(X) (SPARC_SIMM13_P (trunc_int_for_mode \ |
1380 | (INTVAL (X), SImode))) | |
1ccfa253 | 1381 | #define SPARC_SETHI_P(X) \ |
7d6040e8 AO |
1382 | (((unsigned HOST_WIDE_INT) (X) \ |
1383 | & ((unsigned HOST_WIDE_INT) 0x3ff - GET_MODE_MASK (SImode) - 1)) == 0) | |
1384 | #define SPARC_SETHI32_P(X) \ | |
1385 | (SPARC_SETHI_P ((unsigned HOST_WIDE_INT) (X) & GET_MODE_MASK (SImode))) | |
1bb87f28 JW |
1386 | |
1387 | #define CONST_OK_FOR_LETTER_P(VALUE, C) \ | |
18c5947f | 1388 | ((C) == 'I' ? SPARC_SIMM13_P (VALUE) \ |
1bb87f28 | 1389 | : (C) == 'J' ? (VALUE) == 0 \ |
7d6040e8 | 1390 | : (C) == 'K' ? SPARC_SETHI32_P (VALUE) \ |
18c5947f DE |
1391 | : (C) == 'L' ? SPARC_SIMM11_P (VALUE) \ |
1392 | : (C) == 'M' ? SPARC_SIMM10_P (VALUE) \ | |
7d6040e8 | 1393 | : (C) == 'N' ? SPARC_SETHI_P (VALUE) \ |
1bb87f28 JW |
1394 | : 0) |
1395 | ||
1396 | /* Similar, but for floating constants, and defining letters G and H. | |
1397 | Here VALUE is the CONST_DOUBLE rtx itself. */ | |
1398 | ||
1399 | #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \ | |
7ce86678 RH |
1400 | ((C) == 'G' ? fp_zero_operand (VALUE, GET_MODE (VALUE)) \ |
1401 | : (C) == 'H' ? arith_double_operand (VALUE, DImode) \ | |
1bb87f28 JW |
1402 | : 0) |
1403 | ||
1404 | /* Given an rtx X being reloaded into a reg required to be | |
1405 | in class CLASS, return the class of reg to actually use. | |
1406 | In general this is just CLASS; but on some machines | |
1407 | in some cases it is preferable to use a more restrictive class. */ | |
3e7cd49f JW |
1408 | /* - We can't load constants into FP registers. |
1409 | - We can't load FP constants into integer registers when soft-float, | |
1410 | because there is no soft-float pattern with a r/F constraint. | |
1573b933 JJ |
1411 | - We can't load FP constants into integer registers for TFmode unless |
1412 | it is 0.0L, because there is no movtf pattern with a r/F constraint. | |
8947065c RH |
1413 | - Try and reload integer constants (symbolic or otherwise) back into |
1414 | registers directly, rather than having them dumped to memory. */ | |
1415 | ||
2b9a9aea JW |
1416 | #define PREFERRED_RELOAD_CLASS(X,CLASS) \ |
1417 | (CONSTANT_P (X) \ | |
8947065c | 1418 | ? ((FP_REG_CLASS_P (CLASS) \ |
2b9a9aea | 1419 | || (GET_MODE_CLASS (GET_MODE (X)) == MODE_FLOAT \ |
1573b933 JJ |
1420 | && ! TARGET_FPU) \ |
1421 | || (GET_MODE (X) == TFmode \ | |
1422 | && ! fp_zero_operand (X, TFmode))) \ | |
8947065c RH |
1423 | ? NO_REGS \ |
1424 | : (!FP_REG_CLASS_P (CLASS) \ | |
1425 | && GET_MODE_CLASS (GET_MODE (X)) == MODE_INT) \ | |
1426 | ? GENERAL_REGS \ | |
1427 | : (CLASS)) \ | |
1428 | : (CLASS)) | |
1bb87f28 JW |
1429 | |
1430 | /* Return the register class of a scratch register needed to load IN into | |
1431 | a register of class CLASS in MODE. | |
1432 | ||
e0d80184 | 1433 | We need a temporary when loading/storing a HImode/QImode value |
ae51bd97 | 1434 | between memory and the FPU registers. This can happen when combine puts |
26aeede4 JJ |
1435 | a paradoxical subreg in a float/fix conversion insn. |
1436 | ||
1437 | We need a temporary when loading/storing a DFmode value between | |
1438 | unaligned memory and the upper FPU registers. */ | |
ae51bd97 JW |
1439 | |
1440 | #define SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, IN) \ | |
e0d80184 DM |
1441 | ((FP_REG_CLASS_P (CLASS) \ |
1442 | && ((MODE) == HImode || (MODE) == QImode) \ | |
24b63396 | 1443 | && (GET_CODE (IN) == MEM \ |
e0d80184 DM |
1444 | || ((GET_CODE (IN) == REG || GET_CODE (IN) == SUBREG) \ |
1445 | && true_regnum (IN) == -1))) \ | |
1446 | ? GENERAL_REGS \ | |
26aeede4 JJ |
1447 | : ((CLASS) == EXTRA_FP_REGS && (MODE) == DFmode \ |
1448 | && GET_CODE (IN) == MEM && TARGET_ARCH32 \ | |
1449 | && ! mem_min_alignment ((IN), 8)) \ | |
1450 | ? FP_REGS \ | |
1451 | : (((TARGET_CM_MEDANY \ | |
1452 | && symbolic_operand ((IN), (MODE))) \ | |
1453 | || (TARGET_CM_EMBMEDANY \ | |
1454 | && text_segment_operand ((IN), (MODE)))) \ | |
1455 | && !flag_pic) \ | |
1456 | ? GENERAL_REGS \ | |
1457 | : NO_REGS) | |
ae51bd97 JW |
1458 | |
1459 | #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, IN) \ | |
26aeede4 | 1460 | ((FP_REG_CLASS_P (CLASS) \ |
e0d80184 DM |
1461 | && ((MODE) == HImode || (MODE) == QImode) \ |
1462 | && (GET_CODE (IN) == MEM \ | |
1463 | || ((GET_CODE (IN) == REG || GET_CODE (IN) == SUBREG) \ | |
1464 | && true_regnum (IN) == -1))) \ | |
26aeede4 JJ |
1465 | ? GENERAL_REGS \ |
1466 | : ((CLASS) == EXTRA_FP_REGS && (MODE) == DFmode \ | |
1467 | && GET_CODE (IN) == MEM && TARGET_ARCH32 \ | |
1468 | && ! mem_min_alignment ((IN), 8)) \ | |
1469 | ? FP_REGS \ | |
1470 | : (((TARGET_CM_MEDANY \ | |
1471 | && symbolic_operand ((IN), (MODE))) \ | |
1472 | || (TARGET_CM_EMBMEDANY \ | |
1473 | && text_segment_operand ((IN), (MODE)))) \ | |
1474 | && !flag_pic) \ | |
1475 | ? GENERAL_REGS \ | |
1476 | : NO_REGS) | |
1bb87f28 | 1477 | |
b924cef0 JW |
1478 | /* On SPARC it is not possible to directly move data between |
1479 | GENERAL_REGS and FP_REGS. */ | |
24b63396 JW |
1480 | #define SECONDARY_MEMORY_NEEDED(CLASS1, CLASS2, MODE) \ |
1481 | (FP_REG_CLASS_P (CLASS1) != FP_REG_CLASS_P (CLASS2)) | |
b924cef0 | 1482 | |
55be783d JW |
1483 | /* Return the stack location to use for secondary memory needed reloads. |
1484 | We want to use the reserved location just below the frame pointer. | |
1485 | However, we must ensure that there is a frame, so use assign_stack_local | |
1486 | if the frame size is zero. */ | |
fe1f7f24 | 1487 | #define SECONDARY_MEMORY_NEEDED_RTX(MODE) \ |
55be783d | 1488 | (get_frame_size () == 0 \ |
fb3eb6f6 | 1489 | ? assign_stack_local (MODE, GET_MODE_SIZE (MODE), 0) \ |
c5c76735 JL |
1490 | : gen_rtx_MEM (MODE, plus_constant (frame_pointer_rtx, \ |
1491 | STARTING_FRAME_OFFSET))) | |
fe1f7f24 | 1492 | |
9ec36da5 | 1493 | /* Get_secondary_mem widens its argument to BITS_PER_WORD which loses on v9 |
7a6cf439 DE |
1494 | because the movsi and movsf patterns don't handle r/f moves. |
1495 | For v8 we copy the default definition. */ | |
1496 | #define SECONDARY_MEMORY_NEEDED_MODE(MODE) \ | |
6f64bf5f | 1497 | (TARGET_ARCH64 \ |
fb3eb6f6 JW |
1498 | ? (GET_MODE_BITSIZE (MODE) < 32 \ |
1499 | ? mode_for_size (32, GET_MODE_CLASS (MODE), 0) \ | |
7a6cf439 | 1500 | : MODE) \ |
fb3eb6f6 JW |
1501 | : (GET_MODE_BITSIZE (MODE) < BITS_PER_WORD \ |
1502 | ? mode_for_size (BITS_PER_WORD, GET_MODE_CLASS (MODE), 0) \ | |
7a6cf439 DE |
1503 | : MODE)) |
1504 | ||
1bb87f28 JW |
1505 | /* Return the maximum number of consecutive registers |
1506 | needed to represent mode MODE in a register of class CLASS. */ | |
1507 | /* On SPARC, this is the size of MODE in words. */ | |
1508 | #define CLASS_MAX_NREGS(CLASS, MODE) \ | |
24b63396 | 1509 | (FP_REG_CLASS_P (CLASS) ? (GET_MODE_SIZE (MODE) + 3) / 4 \ |
7a6cf439 | 1510 | : (GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) |
1bb87f28 JW |
1511 | \f |
1512 | /* Stack layout; function entry, exit and calling. */ | |
1513 | ||
1514 | /* Define the number of register that can hold parameters. | |
4fb4e4b8 | 1515 | This macro is only used in other macro definitions below and in sparc.c. |
7a6cf439 DE |
1516 | MODE is the mode of the argument. |
1517 | !v9: All args are passed in %o0-%o5. | |
4fb4e4b8 DE |
1518 | v9: %o0-%o5 and %f0-%f31 are cumulatively used to pass values. |
1519 | See the description in sparc.c. */ | |
7a6cf439 | 1520 | #define NPARM_REGS(MODE) \ |
4fb4e4b8 DE |
1521 | (TARGET_ARCH64 \ |
1522 | ? (GET_MODE_CLASS (MODE) == MODE_FLOAT ? 32 : 6) \ | |
1523 | : 6) | |
1bb87f28 JW |
1524 | |
1525 | /* Define this if pushing a word on the stack | |
1526 | makes the stack pointer a smaller address. */ | |
1527 | #define STACK_GROWS_DOWNWARD | |
1528 | ||
1529 | /* Define this if the nominal address of the stack frame | |
1530 | is at the high-address end of the local variables; | |
1531 | that is, each additional local variable allocated | |
1532 | goes at a more negative offset in the frame. */ | |
1533 | #define FRAME_GROWS_DOWNWARD | |
1534 | ||
1535 | /* Offset within stack frame to start allocating local variables at. | |
1536 | If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
1537 | first local allocated. Otherwise, it is the offset to the BEGINNING | |
1538 | of the first local allocated. */ | |
7238ce3a JW |
1539 | /* This allows space for one TFmode floating point value. */ |
1540 | #define STARTING_FRAME_OFFSET \ | |
563c12b0 | 1541 | (TARGET_ARCH64 ? -16 \ |
7a6cf439 | 1542 | : (-SPARC_STACK_ALIGN (LONG_DOUBLE_TYPE_SIZE / BITS_PER_UNIT))) |
1bb87f28 JW |
1543 | |
1544 | /* If we generate an insn to push BYTES bytes, | |
1545 | this says how many the stack pointer really advances by. | |
1546 | On SPARC, don't define this because there are no push insns. */ | |
1547 | /* #define PUSH_ROUNDING(BYTES) */ | |
1548 | ||
1549 | /* Offset of first parameter from the argument pointer register value. | |
7a6cf439 DE |
1550 | !v9: This is 64 for the ins and locals, plus 4 for the struct-return reg |
1551 | even if this function isn't going to use it. | |
4fb4e4b8 | 1552 | v9: This is 128 for the ins and locals. */ |
7a6cf439 | 1553 | #define FIRST_PARM_OFFSET(FNDECL) \ |
563c12b0 | 1554 | (TARGET_ARCH64 ? 16 * UNITS_PER_WORD : STRUCT_VALUE_OFFSET + UNITS_PER_WORD) |
1bb87f28 | 1555 | |
2c849145 JM |
1556 | /* Offset from the argument pointer register value to the CFA. |
1557 | This is different from FIRST_PARM_OFFSET because the register window | |
1558 | comes between the CFA and the arguments. */ | |
c2c9f6c9 | 1559 | #define ARG_POINTER_CFA_OFFSET(FNDECL) 0 |
71038426 | 1560 | |
1bb87f28 | 1561 | /* When a parameter is passed in a register, stack space is still |
82d6b402 RH |
1562 | allocated for it. |
1563 | !v9: All 6 possible integer registers have backing store allocated. | |
80ffc95e | 1564 | v9: Only space for the arguments passed is allocated. */ |
82d6b402 RH |
1565 | /* ??? Ideally, we'd use zero here (as the minimum), but zero has special |
1566 | meaning to the backend. Further, we need to be able to detect if a | |
1567 | varargs/unprototyped function is called, as they may want to spill more | |
1568 | registers than we've provided space. Ugly, ugly. So for now we retain | |
1569 | all 6 slots even for v9. */ | |
4fb4e4b8 | 1570 | #define REG_PARM_STACK_SPACE(DECL) (6 * UNITS_PER_WORD) |
1bb87f28 | 1571 | |
563c12b0 RH |
1572 | /* Definitions for register elimination. */ |
1573 | /* ??? In TARGET_FLAT mode we needn't have a hard frame pointer. */ | |
1574 | ||
1575 | #define ELIMINABLE_REGS \ | |
e387e99b JJ |
1576 | {{ FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ |
1577 | { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM} } | |
563c12b0 | 1578 | |
91d4b3fd RK |
1579 | /* The way this is structured, we can't eliminate SFP in favor of SP |
1580 | if the frame pointer is required: we want to use the SFP->HFP elimination | |
1581 | in that case. But the test in update_eliminables doesn't know we are | |
1582 | assuming below that we only do the former elimination. */ | |
1583 | #define CAN_ELIMINATE(FROM, TO) \ | |
1584 | ((TO) == HARD_FRAME_POINTER_REGNUM || !FRAME_POINTER_REQUIRED) | |
563c12b0 RH |
1585 | |
1586 | #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ | |
e387e99b JJ |
1587 | do { \ |
1588 | (OFFSET) = 0; \ | |
1589 | if ((TO) == STACK_POINTER_REGNUM) \ | |
1590 | { \ | |
1591 | /* Note, we always pretend that this is a leaf function \ | |
1592 | because if it's not, there's no point in trying to \ | |
1593 | eliminate the frame pointer. If it is a leaf \ | |
1594 | function, we guessed right! */ \ | |
1595 | if (TARGET_FLAT) \ | |
1596 | (OFFSET) = \ | |
1597 | sparc_flat_compute_frame_size (get_frame_size ()); \ | |
1598 | else \ | |
1599 | (OFFSET) = compute_frame_size (get_frame_size (), 1); \ | |
1600 | } \ | |
1601 | (OFFSET) += SPARC_STACK_BIAS; \ | |
1602 | } while (0) | |
563c12b0 | 1603 | |
1bb87f28 | 1604 | /* Keep the stack pointer constant throughout the function. |
b4ac57ab | 1605 | This is both an optimization and a necessity: longjmp |
1bb87f28 JW |
1606 | doesn't behave itself when the stack pointer moves within |
1607 | the function! */ | |
f73ad30e | 1608 | #define ACCUMULATE_OUTGOING_ARGS 1 |
1bb87f28 JW |
1609 | |
1610 | /* Value is the number of bytes of arguments automatically | |
1611 | popped when returning from a subroutine call. | |
8b109b37 | 1612 | FUNDECL is the declaration node of the function (as a tree), |
1bb87f28 JW |
1613 | FUNTYPE is the data type of the function (as a tree), |
1614 | or for a library call it is an identifier node for the subroutine name. | |
1615 | SIZE is the number of bytes of arguments passed on the stack. */ | |
1616 | ||
8b109b37 | 1617 | #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0 |
1bb87f28 | 1618 | |
5b485d2c JW |
1619 | /* Some subroutine macros specific to this machine. |
1620 | When !TARGET_FPU, put float return values in the general registers, | |
1621 | since we don't have any fp registers. */ | |
82d6b402 RH |
1622 | #define BASE_RETURN_VALUE_REG(MODE) \ |
1623 | (TARGET_ARCH64 \ | |
1624 | ? (TARGET_FPU && FLOAT_MODE_P (MODE) ? 32 : 8) \ | |
7a6cf439 | 1625 | : (((MODE) == SFmode || (MODE) == DFmode) && TARGET_FPU ? 32 : 8)) |
82d6b402 RH |
1626 | |
1627 | #define BASE_OUTGOING_VALUE_REG(MODE) \ | |
1628 | (TARGET_ARCH64 \ | |
1629 | ? (TARGET_FPU && FLOAT_MODE_P (MODE) ? 32 \ | |
1630 | : TARGET_FLAT ? 8 : 24) \ | |
7a6cf439 | 1631 | : (((MODE) == SFmode || (MODE) == DFmode) && TARGET_FPU ? 32 \ |
bafb031b | 1632 | : (TARGET_FLAT ? 8 : 24))) |
82d6b402 RH |
1633 | |
1634 | #define BASE_PASSING_ARG_REG(MODE) \ | |
1635 | (TARGET_ARCH64 \ | |
1636 | ? (TARGET_FPU && FLOAT_MODE_P (MODE) ? 32 : 8) \ | |
6f64bf5f | 1637 | : 8) |
82d6b402 | 1638 | |
80ffc95e | 1639 | /* ??? FIXME -- seems wrong for v9 structure passing... */ |
82d6b402 RH |
1640 | #define BASE_INCOMING_ARG_REG(MODE) \ |
1641 | (TARGET_ARCH64 \ | |
1642 | ? (TARGET_FPU && FLOAT_MODE_P (MODE) ? 32 \ | |
1643 | : TARGET_FLAT ? 8 : 24) \ | |
bafb031b | 1644 | : (TARGET_FLAT ? 8 : 24)) |
1bb87f28 | 1645 | |
92ea370b TW |
1646 | /* Define this macro if the target machine has "register windows". This |
1647 | C expression returns the register number as seen by the called function | |
1648 | corresponding to register number OUT as seen by the calling function. | |
1649 | Return OUT if register number OUT is not an outbound register. */ | |
1650 | ||
1651 | #define INCOMING_REGNO(OUT) \ | |
bafb031b | 1652 | ((TARGET_FLAT || (OUT) < 8 || (OUT) > 15) ? (OUT) : (OUT) + 16) |
92ea370b TW |
1653 | |
1654 | /* Define this macro if the target machine has "register windows". This | |
1655 | C expression returns the register number as seen by the calling function | |
1656 | corresponding to register number IN as seen by the called function. | |
1657 | Return IN if register number IN is not an inbound register. */ | |
1658 | ||
1659 | #define OUTGOING_REGNO(IN) \ | |
bafb031b | 1660 | ((TARGET_FLAT || (IN) < 24 || (IN) > 31) ? (IN) : (IN) - 16) |
92ea370b | 1661 | |
2a3e384f RH |
1662 | /* Define this macro if the target machine has register windows. This |
1663 | C expression returns true if the register is call-saved but is in the | |
1664 | register window. */ | |
1665 | ||
1666 | #define LOCAL_REGNO(REGNO) \ | |
1667 | (TARGET_FLAT ? 0 : (REGNO) >= 16 && (REGNO) <= 31) | |
1668 | ||
1bb87f28 JW |
1669 | /* Define how to find the value returned by a function. |
1670 | VALTYPE is the data type of the value (as a tree). | |
1671 | If the precise function being called is known, FUNC is its FUNCTION_DECL; | |
1672 | otherwise, FUNC is 0. */ | |
1673 | ||
1674 | /* On SPARC the value is found in the first "output" register. */ | |
1675 | ||
82d6b402 RH |
1676 | #define FUNCTION_VALUE(VALTYPE, FUNC) \ |
1677 | function_value ((VALTYPE), TYPE_MODE (VALTYPE), 1) | |
1bb87f28 JW |
1678 | |
1679 | /* But the called function leaves it in the first "input" register. */ | |
1680 | ||
82d6b402 RH |
1681 | #define FUNCTION_OUTGOING_VALUE(VALTYPE, FUNC) \ |
1682 | function_value ((VALTYPE), TYPE_MODE (VALTYPE), 0) | |
1bb87f28 JW |
1683 | |
1684 | /* Define how to find the value returned by a library function | |
1685 | assuming the value has mode MODE. */ | |
1686 | ||
82d6b402 RH |
1687 | #define LIBCALL_VALUE(MODE) \ |
1688 | function_value (NULL_TREE, (MODE), 1) | |
1bb87f28 JW |
1689 | |
1690 | /* 1 if N is a possible register number for a function value | |
1691 | as seen by the caller. | |
1692 | On SPARC, the first "output" reg is used for integer values, | |
1693 | and the first floating point register is used for floating point values. */ | |
1694 | ||
1695 | #define FUNCTION_VALUE_REGNO_P(N) ((N) == 8 || (N) == 32) | |
1696 | ||
34aaacec JW |
1697 | /* Define the size of space to allocate for the return value of an |
1698 | untyped_call. */ | |
1699 | ||
1700 | #define APPLY_RESULT_SIZE 16 | |
1701 | ||
1bb87f28 | 1702 | /* 1 if N is a possible register number for function argument passing. |
4fb4e4b8 | 1703 | On SPARC, these are the "output" registers. v9 also uses %f0-%f31. */ |
1bb87f28 | 1704 | |
7a6cf439 | 1705 | #define FUNCTION_ARG_REGNO_P(N) \ |
4fb4e4b8 DE |
1706 | (TARGET_ARCH64 \ |
1707 | ? (((N) >= 8 && (N) <= 13) || ((N) >= 32 && (N) <= 63)) \ | |
1708 | : ((N) >= 8 && (N) <= 13)) | |
1bb87f28 JW |
1709 | \f |
1710 | /* Define a data type for recording info about an argument list | |
1711 | during the scan of that argument list. This data type should | |
1712 | hold all necessary information about the function itself | |
1713 | and about the args processed so far, enough to enable macros | |
1714 | such as FUNCTION_ARG to determine where the next arg should go. | |
1715 | ||
7a6cf439 | 1716 | On SPARC (!v9), this is a single integer, which is a number of words |
1bb87f28 JW |
1717 | of arguments scanned so far (including the invisible argument, |
1718 | if any, which holds the structure-value-address). | |
7a6cf439 DE |
1719 | Thus 7 or more means all following args should go on the stack. |
1720 | ||
4fb4e4b8 | 1721 | For v9, we also need to know whether a prototype is present. */ |
7a6cf439 | 1722 | |
7a6cf439 | 1723 | struct sparc_args { |
4fb4e4b8 DE |
1724 | int words; /* number of words passed so far */ |
1725 | int prototype_p; /* non-zero if a prototype is present */ | |
1726 | int libcall_p; /* non-zero if a library call */ | |
7a6cf439 DE |
1727 | }; |
1728 | #define CUMULATIVE_ARGS struct sparc_args | |
1729 | ||
1bb87f28 JW |
1730 | /* Initialize a variable CUM of type CUMULATIVE_ARGS |
1731 | for a call to a function whose data type is FNTYPE. | |
4fb4e4b8 | 1732 | For a library call, FNTYPE is 0. */ |
1bb87f28 | 1733 | |
4fb4e4b8 DE |
1734 | #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT) \ |
1735 | init_cumulative_args (& (CUM), (FNTYPE), (LIBNAME), (INDIRECT)); | |
1bb87f28 JW |
1736 | |
1737 | /* Update the data in CUM to advance over an argument | |
1738 | of mode MODE and data type TYPE. | |
4fb4e4b8 | 1739 | TYPE is null for libcalls where that information may not be available. */ |
7a6cf439 | 1740 | |
4fb4e4b8 DE |
1741 | #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \ |
1742 | function_arg_advance (& (CUM), (MODE), (TYPE), (NAMED)) | |
1bb87f28 | 1743 | |
7b0c7e62 JJ |
1744 | /* Nonzero if we do not know how to pass TYPE solely in registers. */ |
1745 | ||
1746 | #define MUST_PASS_IN_STACK(MODE,TYPE) \ | |
1747 | ((TYPE) != 0 \ | |
1748 | && (TREE_CODE (TYPE_SIZE (TYPE)) != INTEGER_CST \ | |
1749 | || TREE_ADDRESSABLE (TYPE))) | |
1750 | ||
1bb87f28 JW |
1751 | /* Determine where to put an argument to a function. |
1752 | Value is zero to push the argument on the stack, | |
1753 | or a hard register in which to store the argument. | |
1754 | ||
1755 | MODE is the argument's machine mode. | |
1756 | TYPE is the data type of the argument (as a tree). | |
1757 | This is null for libcalls where that information may | |
1758 | not be available. | |
1759 | CUM is a variable of type CUMULATIVE_ARGS which gives info about | |
1760 | the preceding args and about the function being called. | |
1761 | NAMED is nonzero if this argument is a named parameter | |
1762 | (otherwise it is an extra parameter matching an ellipsis). */ | |
1763 | ||
4fb4e4b8 DE |
1764 | #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \ |
1765 | function_arg (& (CUM), (MODE), (TYPE), (NAMED), 0) | |
1bb87f28 JW |
1766 | |
1767 | /* Define where a function finds its arguments. | |
1768 | This is different from FUNCTION_ARG because of register windows. */ | |
1769 | ||
4fb4e4b8 DE |
1770 | #define FUNCTION_INCOMING_ARG(CUM, MODE, TYPE, NAMED) \ |
1771 | function_arg (& (CUM), (MODE), (TYPE), (NAMED), 1) | |
1bb87f28 JW |
1772 | |
1773 | /* For an arg passed partly in registers and partly in memory, | |
1774 | this is the number of registers used. | |
4fb4e4b8 DE |
1775 | For args passed entirely in registers or entirely in memory, zero. */ |
1776 | ||
4fb4e4b8 DE |
1777 | #define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) \ |
1778 | function_arg_partial_nregs (& (CUM), (MODE), (TYPE), (NAMED)) | |
1779 | ||
1780 | /* A C expression that indicates when an argument must be passed by reference. | |
1781 | If nonzero for an argument, a copy of that argument is made in memory and a | |
1782 | pointer to the argument is passed instead of the argument itself. | |
1783 | The pointer is passed in whatever way is appropriate for passing a pointer | |
1784 | to that type. */ | |
1785 | ||
4fb4e4b8 DE |
1786 | #define FUNCTION_ARG_PASS_BY_REFERENCE(CUM, MODE, TYPE, NAMED) \ |
1787 | function_arg_pass_by_reference (& (CUM), (MODE), (TYPE), (NAMED)) | |
1788 | ||
1789 | /* If defined, a C expression which determines whether, and in which direction, | |
1790 | to pad out an argument with extra space. The value should be of type | |
1791 | `enum direction': either `upward' to pad above the argument, | |
1792 | `downward' to pad below, or `none' to inhibit padding. */ | |
284d86e9 | 1793 | |
4fb4e4b8 DE |
1794 | #define FUNCTION_ARG_PADDING(MODE, TYPE) \ |
1795 | function_arg_padding ((MODE), (TYPE)) | |
1796 | ||
1797 | /* If defined, a C expression that gives the alignment boundary, in bits, | |
1798 | of an argument with the specified mode and type. If it is not defined, | |
1799 | PARM_BOUNDARY is used for all arguments. | |
1800 | For sparc64, objects requiring 16 byte alignment are passed that way. */ | |
1801 | ||
1802 | #define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \ | |
1803 | ((TARGET_ARCH64 \ | |
1804 | && (GET_MODE_ALIGNMENT (MODE) == 128 \ | |
1805 | || ((TYPE) && TYPE_ALIGN (TYPE) == 128))) \ | |
1806 | ? 128 : PARM_BOUNDARY) | |
7a6cf439 | 1807 | \f |
1bb87f28 JW |
1808 | /* Define the information needed to generate branch and scc insns. This is |
1809 | stored from the compare operation. Note that we can't use "rtx" here | |
1810 | since it hasn't been defined! */ | |
1811 | ||
e2500fed GK |
1812 | extern GTY(()) rtx sparc_compare_op0; |
1813 | extern GTY(()) rtx sparc_compare_op1; | |
1bb87f28 | 1814 | |
1bb87f28 | 1815 | \f |
4b69d2a3 RS |
1816 | /* Generate the special assembly code needed to tell the assembler whatever |
1817 | it might need to know about the return value of a function. | |
1818 | ||
1819 | For Sparc assemblers, we need to output a .proc pseudo-op which conveys | |
1820 | information to the assembler relating to peephole optimization (done in | |
1821 | the assembler). */ | |
1822 | ||
1823 | #define ASM_DECLARE_RESULT(FILE, RESULT) \ | |
4f70758f | 1824 | fprintf ((FILE), "\t.proc\t0%lo\n", sparc_type_code (TREE_TYPE (RESULT))) |
4b69d2a3 | 1825 | |
1cb36a98 | 1826 | /* Output the special assembly code needed to tell the assembler some |
730f0207 JJ |
1827 | register is used as global register variable. |
1828 | ||
1829 | SPARC 64bit psABI declares registers %g2 and %g3 as application | |
1830 | registers and %g6 and %g7 as OS registers. Any object using them | |
1831 | should declare (for %g2/%g3 has to, for %g6/%g7 can) that it uses them | |
1832 | and how they are used (scratch or some global variable). | |
1833 | Linker will then refuse to link together objects which use those | |
1834 | registers incompatibly. | |
1835 | ||
1836 | Unless the registers are used for scratch, two different global | |
1837 | registers cannot be declared to the same name, so in the unlikely | |
1838 | case of a global register variable occupying more than one register | |
1839 | we prefix the second and following registers with .gnu.part1. etc. */ | |
1840 | ||
1841 | extern char sparc_hard_reg_printed[8]; | |
1cb36a98 RH |
1842 | |
1843 | #ifdef HAVE_AS_REGISTER_PSEUDO_OP | |
1844 | #define ASM_DECLARE_REGISTER_GLOBAL(FILE, DECL, REGNO, NAME) \ | |
1845 | do { \ | |
1846 | if (TARGET_ARCH64) \ | |
1847 | { \ | |
730f0207 JJ |
1848 | int end = HARD_REGNO_NREGS ((REGNO), DECL_MODE (decl)) + (REGNO); \ |
1849 | int reg; \ | |
1850 | for (reg = (REGNO); reg < 8 && reg < end; reg++) \ | |
1851 | if ((reg & ~1) == 2 || (reg & ~1) == 6) \ | |
1cb36a98 | 1852 | { \ |
730f0207 JJ |
1853 | if (reg == (REGNO)) \ |
1854 | fprintf ((FILE), "\t.register\t%%g%d, %s\n", reg, (NAME)); \ | |
1cb36a98 RH |
1855 | else \ |
1856 | fprintf ((FILE), "\t.register\t%%g%d, .gnu.part%d.%s\n", \ | |
730f0207 JJ |
1857 | reg, reg - (REGNO), (NAME)); \ |
1858 | sparc_hard_reg_printed[reg] = 1; \ | |
1cb36a98 RH |
1859 | } \ |
1860 | } \ | |
1861 | } while (0) | |
1862 | #endif | |
1863 | ||
c4ce6853 | 1864 | \f |
89a8b315 RH |
1865 | /* Emit rtl for profiling. */ |
1866 | #define PROFILE_HOOK(LABEL) sparc_profile_hook (LABEL) | |
6f334f44 | 1867 | |
89a8b315 RH |
1868 | /* All the work done in PROFILE_HOOK, but still required. */ |
1869 | #define FUNCTION_PROFILER(FILE, LABELNO) do { } while (0) | |
1bb87f28 | 1870 | |
2be15d0f | 1871 | /* Set the name of the mcount function for the system. */ |
2be15d0f | 1872 | #define MCOUNT_FUNCTION "*mcount" |
c4ce6853 | 1873 | \f |
1bb87f28 JW |
1874 | /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, |
1875 | the stack pointer does not matter. The value is tested only in | |
1876 | functions that have frame pointers. | |
1877 | No definition is equivalent to always zero. */ | |
1878 | ||
1bb87f28 JW |
1879 | #define EXIT_IGNORE_STACK \ |
1880 | (get_frame_size () != 0 \ | |
1881 | || current_function_calls_alloca || current_function_outgoing_args_size) | |
1882 | ||
bafb031b DE |
1883 | #define DELAY_SLOTS_FOR_EPILOGUE \ |
1884 | (TARGET_FLAT ? sparc_flat_epilogue_delay_slots () : 1) | |
1885 | #define ELIGIBLE_FOR_EPILOGUE_DELAY(trial, slots_filled) \ | |
1886 | (TARGET_FLAT ? sparc_flat_eligible_for_epilogue_delay (trial, slots_filled) \ | |
5b485d2c | 1887 | : eligible_for_epilogue_delay (trial, slots_filled)) |
deeeee8c MS |
1888 | |
1889 | /* Define registers used by the epilogue and return instruction. */ | |
1890 | #define EPILOGUE_USES(REGNO) \ | |
1891 | (!TARGET_FLAT && REGNO == 31) | |
6a4bb1fa | 1892 | \f |
1bb87f28 JW |
1893 | /* Length in units of the trampoline for entering a nested function. */ |
1894 | ||
c6b0465b JC |
1895 | #define TRAMPOLINE_SIZE (TARGET_ARCH64 ? 32 : 16) |
1896 | ||
1897 | #define TRAMPOLINE_ALIGNMENT 128 /* 16 bytes */ | |
1bb87f28 JW |
1898 | |
1899 | /* Emit RTL insns to initialize the variable parts of a trampoline. | |
1900 | FNADDR is an RTX for the address of the function's pure code. | |
7a6cf439 | 1901 | CXT is an RTX for the static chain value for the function. */ |
1bb87f28 | 1902 | |
7a6cf439 | 1903 | #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \ |
6f64bf5f | 1904 | if (TARGET_ARCH64) \ |
7a6cf439 DE |
1905 | sparc64_initialize_trampoline (TRAMP, FNADDR, CXT); \ |
1906 | else \ | |
c6b0465b | 1907 | sparc_initialize_trampoline (TRAMP, FNADDR, CXT) |
6a4bb1fa | 1908 | \f |
648d2ffc | 1909 | /* Generate necessary RTL for __builtin_saveregs(). */ |
4fb4e4b8 | 1910 | |
648d2ffc | 1911 | #define EXPAND_BUILTIN_SAVEREGS() sparc_builtin_saveregs () |
953fe179 | 1912 | |
a8b2c8a1 RH |
1913 | /* Implement `va_start' for varargs and stdarg. */ |
1914 | #define EXPAND_BUILTIN_VA_START(stdarg, valist, nextarg) \ | |
1915 | sparc_va_start (stdarg, valist, nextarg) | |
1916 | ||
1917 | /* Implement `va_arg'. */ | |
1918 | #define EXPAND_BUILTIN_VA_ARG(valist, type) \ | |
1919 | sparc_va_arg (valist, type) | |
1920 | ||
4fb4e4b8 DE |
1921 | /* Define this macro if the location where a function argument is passed |
1922 | depends on whether or not it is a named argument. | |
1923 | ||
1924 | This macro controls how the NAMED argument to FUNCTION_ARG | |
1925 | is set for varargs and stdarg functions. With this macro defined, | |
1926 | the NAMED argument is always true for named arguments, and false for | |
1927 | unnamed arguments. If this is not defined, but SETUP_INCOMING_VARARGS | |
1928 | is defined, then all arguments are treated as named. Otherwise, all named | |
1929 | arguments except the last are treated as named. | |
1930 | For the v9 we want NAMED to mean what it says it means. */ | |
e5e809f4 JL |
1931 | |
1932 | #define STRICT_ARGUMENT_NAMING TARGET_V9 | |
4fb4e4b8 | 1933 | |
7d167afd | 1934 | /* We do not allow sibling calls if -mflat, nor |
e732178c DM |
1935 | we do not allow indirect calls to be optimized into sibling calls. |
1936 | ||
1937 | Also, on sparc 32-bit we cannot emit a sibling call when the | |
1938 | current function returns a structure. This is because the "unimp | |
1939 | after call" convention would cause the callee to return to the | |
1940 | wrong place. The generic code already disallows cases where the | |
1941 | function being called returns a structure. | |
1942 | ||
1943 | It may seem strange how this last case could occur. Usually there | |
1944 | is code after the call which jumps to epilogue code which dumps the | |
1945 | return value into the struct return area. That ought to invalidate | |
1946 | the sibling call right? Well, in the c++ case we can end up passing | |
1947 | the pointer to the struct return area to a constructor (which returns | |
1948 | void) and then nothing else happens. Such a sibling call would look | |
1949 | valid without the added check here. */ | |
1950 | #define FUNCTION_OK_FOR_SIBCALL(DECL) \ | |
6bfd0c63 DM |
1951 | (DECL \ |
1952 | && ! TARGET_FLAT \ | |
1953 | && (TARGET_ARCH64 || ! current_function_returns_struct)) | |
7d167afd | 1954 | |
953fe179 JW |
1955 | /* Generate RTL to flush the register windows so as to make arbitrary frames |
1956 | available. */ | |
1957 | #define SETUP_FRAME_ADDRESSES() \ | |
1958 | emit_insn (gen_flush_register_windows ()) | |
1959 | ||
1960 | /* Given an rtx for the address of a frame, | |
1961 | return an rtx for the address of the word in the frame | |
7a6cf439 DE |
1962 | that holds the dynamic chain--the previous frame's address. |
1963 | ??? -mflat support? */ | |
c5c76735 | 1964 | #define DYNAMIC_CHAIN_ADDRESS(frame) plus_constant (frame, 14 * UNITS_PER_WORD) |
953fe179 JW |
1965 | |
1966 | /* The return address isn't on the stack, it is in a register, so we can't | |
1967 | access it from the current frame pointer. We can access it from the | |
1968 | previous frame pointer though by reading a value from the register window | |
1969 | save area. */ | |
1970 | #define RETURN_ADDR_IN_PREVIOUS_FRAME | |
1971 | ||
5b6faa70 | 1972 | /* This is the offset of the return address to the true next instruction to be |
80ffc95e | 1973 | executed for the current function. */ |
6f64bf5f DE |
1974 | #define RETURN_ADDR_OFFSET \ |
1975 | (8 + 4 * (! TARGET_ARCH64 && current_function_returns_struct)) | |
5b6faa70 | 1976 | |
953fe179 JW |
1977 | /* The current return address is in %i7. The return address of anything |
1978 | farther back is in the register window save area at [%fp+60]. */ | |
1979 | /* ??? This ignores the fact that the actual return address is +8 for normal | |
1980 | returns, and +12 for structure returns. */ | |
1981 | #define RETURN_ADDR_RTX(count, frame) \ | |
1982 | ((count == -1) \ | |
284d86e9 JC |
1983 | ? gen_rtx_REG (Pmode, 31) \ |
1984 | : gen_rtx_MEM (Pmode, \ | |
c5c76735 | 1985 | memory_address (Pmode, plus_constant (frame, \ |
cd49f073 AM |
1986 | 15 * UNITS_PER_WORD \ |
1987 | + SPARC_STACK_BIAS)))) | |
9704efe6 | 1988 | |
d60bee3a DE |
1989 | /* Before the prologue, the return address is %o7 + 8. OK, sometimes it's |
1990 | +12, but always using +8 is close enough for frame unwind purposes. | |
1991 | Actually, just using %o7 is close enough for unwinding, but %o7+8 | |
1992 | is something you can return to. */ | |
1993 | #define INCOMING_RETURN_ADDR_RTX \ | |
c5c76735 | 1994 | plus_constant (gen_rtx_REG (word_mode, 15), 8) |
8034da37 | 1995 | #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (15) |
d60bee3a DE |
1996 | |
1997 | /* The offset from the incoming value of %sp to the top of the stack frame | |
1998 | for the current function. On sparc64, we have to account for the stack | |
1999 | bias if present. */ | |
2000 | #define INCOMING_FRAME_SP_OFFSET SPARC_STACK_BIAS | |
2001 | ||
1150a841 RH |
2002 | /* Describe how we implement __builtin_eh_return. */ |
2003 | #define EH_RETURN_DATA_REGNO(N) ((N) < 4 ? (N) + 24 : INVALID_REGNUM) | |
2004 | #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 1) /* %g1 */ | |
2005 | #define EH_RETURN_HANDLER_RTX gen_rtx_REG (Pmode, 31) /* %i7 */ | |
17e9e88c JJ |
2006 | |
2007 | /* Select a format to encode pointers in exception handling data. CODE | |
2008 | is 0 for data, 1 for code labels, 2 for function pointers. GLOBAL is | |
2009 | true if the symbol may be affected by dynamic relocations. | |
2010 | ||
2011 | If assembler and linker properly support .uaword %r_disp32(foo), | |
2012 | then use PC relative 32-bit relocations instead of absolute relocs | |
2013 | for shared libraries. On sparc64, use pc relative 32-bit relocs even | |
cf7b8b0d JJ |
2014 | for binaries, to save memory. |
2015 | ||
2016 | binutils 2.12 would emit a R_SPARC_DISP32 dynamic relocation if the | |
2017 | symbol %r_disp32() is against was not local, but .hidden. In that | |
2018 | case, we have to use DW_EH_PE_absptr for pic personality. */ | |
17e9e88c | 2019 | #ifdef HAVE_AS_SPARC_UA_PCREL |
cf7b8b0d | 2020 | #ifdef HAVE_AS_SPARC_UA_PCREL_HIDDEN |
17e9e88c JJ |
2021 | #define ASM_PREFERRED_EH_DATA_FORMAT(CODE,GLOBAL) \ |
2022 | (flag_pic \ | |
2023 | ? (GLOBAL ? DW_EH_PE_indirect : 0) | DW_EH_PE_pcrel | DW_EH_PE_sdata4\ | |
2024 | : ((TARGET_ARCH64 && ! GLOBAL) \ | |
2025 | ? (DW_EH_PE_pcrel | DW_EH_PE_sdata4) \ | |
2026 | : DW_EH_PE_absptr)) | |
cf7b8b0d JJ |
2027 | #else |
2028 | #define ASM_PREFERRED_EH_DATA_FORMAT(CODE,GLOBAL) \ | |
2029 | (flag_pic \ | |
2030 | ? (GLOBAL ? DW_EH_PE_absptr : (DW_EH_PE_pcrel | DW_EH_PE_sdata4)) \ | |
2031 | : ((TARGET_ARCH64 && ! GLOBAL) \ | |
2032 | ? (DW_EH_PE_pcrel | DW_EH_PE_sdata4) \ | |
2033 | : DW_EH_PE_absptr)) | |
2034 | #endif | |
17e9e88c JJ |
2035 | |
2036 | /* Emit a PC-relative relocation. */ | |
2037 | #define ASM_OUTPUT_DWARF_PCREL(FILE, SIZE, LABEL) \ | |
2038 | do { \ | |
2039 | fputs (integer_asm_op (SIZE, FALSE), FILE); \ | |
2040 | fprintf (FILE, "%%r_disp%d(", SIZE * 8); \ | |
2041 | assemble_name (FILE, LABEL); \ | |
2042 | fputc (')', FILE); \ | |
2043 | } while (0) | |
2044 | #endif | |
1bb87f28 JW |
2045 | \f |
2046 | /* Addressing modes, and classification of registers for them. */ | |
2047 | ||
940da324 JL |
2048 | /* #define HAVE_POST_INCREMENT 0 */ |
2049 | /* #define HAVE_POST_DECREMENT 0 */ | |
1bb87f28 | 2050 | |
940da324 JL |
2051 | /* #define HAVE_PRE_DECREMENT 0 */ |
2052 | /* #define HAVE_PRE_INCREMENT 0 */ | |
1bb87f28 JW |
2053 | |
2054 | /* Macros to check register numbers against specific register classes. */ | |
2055 | ||
2056 | /* These assume that REGNO is a hard or pseudo reg number. | |
2057 | They give nonzero only if REGNO is a hard reg of the suitable class | |
2058 | or a pseudo reg currently allocated to a suitable hard reg. | |
2059 | Since they use reg_renumber, they are safe only once reg_renumber | |
2060 | has been allocated, which happens in local-alloc.c. */ | |
2061 | ||
2062 | #define REGNO_OK_FOR_INDEX_P(REGNO) \ | |
563c12b0 RH |
2063 | ((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < (unsigned)32 \ |
2064 | || (REGNO) == FRAME_POINTER_REGNUM \ | |
2065 | || reg_renumber[REGNO] == FRAME_POINTER_REGNUM) | |
2066 | ||
2067 | #define REGNO_OK_FOR_BASE_P(REGNO) REGNO_OK_FOR_INDEX_P (REGNO) | |
2068 | ||
1bb87f28 | 2069 | #define REGNO_OK_FOR_FP_P(REGNO) \ |
4f70758f KG |
2070 | (((unsigned) (REGNO) - 32 < (TARGET_V9 ? (unsigned)64 : (unsigned)32)) \ |
2071 | || ((unsigned) reg_renumber[REGNO] - 32 < (TARGET_V9 ? (unsigned)64 : (unsigned)32))) | |
7a6cf439 DE |
2072 | #define REGNO_OK_FOR_CCFP_P(REGNO) \ |
2073 | (TARGET_V9 \ | |
4f70758f KG |
2074 | && (((unsigned) (REGNO) - 96 < (unsigned)4) \ |
2075 | || ((unsigned) reg_renumber[REGNO] - 96 < (unsigned)4))) | |
1bb87f28 JW |
2076 | |
2077 | /* Now macros that check whether X is a register and also, | |
2078 | strictly, whether it is in a specified class. | |
2079 | ||
2080 | These macros are specific to the SPARC, and may be used only | |
2081 | in code for printing assembler insns and in conditions for | |
2082 | define_optimization. */ | |
2083 | ||
2084 | /* 1 if X is an fp register. */ | |
2085 | ||
2086 | #define FP_REG_P(X) (REG_P (X) && REGNO_OK_FOR_FP_P (REGNO (X))) | |
284d86e9 JC |
2087 | |
2088 | /* Is X, a REG, an in or global register? i.e. is regno 0..7 or 24..31 */ | |
2089 | #define IN_OR_GLOBAL_P(X) (REGNO (X) < 8 || (REGNO (X) >= 24 && REGNO (X) <= 31)) | |
1bb87f28 JW |
2090 | \f |
2091 | /* Maximum number of registers that can appear in a valid memory address. */ | |
2092 | ||
2093 | #define MAX_REGS_PER_ADDRESS 2 | |
2094 | ||
7aca9b9c JW |
2095 | /* Recognize any constant value that is a valid address. |
2096 | When PIC, we do not accept an address that would require a scratch reg | |
2097 | to load into a register. */ | |
1bb87f28 | 2098 | |
6eff269e BK |
2099 | #define CONSTANT_ADDRESS_P(X) \ |
2100 | (GET_CODE (X) == LABEL_REF || GET_CODE (X) == SYMBOL_REF \ | |
7aca9b9c JW |
2101 | || GET_CODE (X) == CONST_INT || GET_CODE (X) == HIGH \ |
2102 | || (GET_CODE (X) == CONST \ | |
2103 | && ! (flag_pic && pic_address_needs_scratch (X)))) | |
2104 | ||
2105 | /* Define this, so that when PIC, reload won't try to reload invalid | |
2106 | addresses which require two reload registers. */ | |
2107 | ||
2108 | #define LEGITIMATE_PIC_OPERAND_P(X) (! pic_address_needs_scratch (X)) | |
1bb87f28 JW |
2109 | |
2110 | /* Nonzero if the constant value X is a legitimate general operand. | |
f952a238 JJ |
2111 | Anything can be made to work except floating point constants. |
2112 | If TARGET_VIS, 0.0 can be made to work as well. */ | |
1bb87f28 | 2113 | |
f952a238 JJ |
2114 | #define LEGITIMATE_CONSTANT_P(X) \ |
2115 | (GET_CODE (X) != CONST_DOUBLE || GET_MODE (X) == VOIDmode || \ | |
0f63333c JJ |
2116 | (TARGET_VIS && \ |
2117 | (GET_MODE (X) == SFmode || GET_MODE (X) == DFmode || \ | |
2118 | GET_MODE (X) == TFmode) && \ | |
7ce86678 | 2119 | fp_zero_operand (X, GET_MODE (X)))) |
1bb87f28 JW |
2120 | |
2121 | /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx | |
2122 | and check its validity for a certain class. | |
2123 | We have two alternate definitions for each of them. | |
2124 | The usual definition accepts all pseudo regs; the other rejects | |
2125 | them unless they have been allocated suitable hard regs. | |
2126 | The symbol REG_OK_STRICT causes the latter definition to be used. | |
2127 | ||
2128 | Most source files want to accept pseudo regs in the hope that | |
2129 | they will get allocated to the class that the insn wants them to be in. | |
2130 | Source files for reload pass need to be strict. | |
2131 | After reload, it makes no difference, since pseudo regs have | |
2132 | been eliminated by then. */ | |
2133 | ||
e0d80184 | 2134 | /* Optional extra constraints for this machine. |
1bb87f28 | 2135 | |
62190128 DM |
2136 | 'Q' handles floating point constants which can be moved into |
2137 | an integer register with a single sethi instruction. | |
2138 | ||
2139 | 'R' handles floating point constants which can be moved into | |
2140 | an integer register with a single mov instruction. | |
2141 | ||
2142 | 'S' handles floating point constants which can be moved into | |
2143 | an integer register using a high/lo_sum sequence. | |
2144 | ||
e0d80184 DM |
2145 | 'T' handles memory addresses where the alignment is known to |
2146 | be at least 8 bytes. | |
1bb87f28 | 2147 | |
e0d80184 | 2148 | `U' handles all pseudo registers or a hard even numbered |
7a31a340 DM |
2149 | integer register, needed for ldd/std instructions. |
2150 | ||
2151 | 'W' handles the memory operand when moving operands in/out | |
2152 | of 'e' constraint floating point registers. */ | |
1bb87f28 JW |
2153 | |
2154 | #ifndef REG_OK_STRICT | |
2155 | ||
2156 | /* Nonzero if X is a hard reg that can be used as an index | |
2157 | or if it is a pseudo reg. */ | |
7a6cf439 | 2158 | #define REG_OK_FOR_INDEX_P(X) \ |
563c12b0 RH |
2159 | (REGNO (X) < 32 \ |
2160 | || REGNO (X) == FRAME_POINTER_REGNUM \ | |
2161 | || REGNO (X) >= FIRST_PSEUDO_REGISTER) | |
2162 | ||
1bb87f28 JW |
2163 | /* Nonzero if X is a hard reg that can be used as a base reg |
2164 | or if it is a pseudo reg. */ | |
563c12b0 | 2165 | #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_INDEX_P (X) |
7a6cf439 | 2166 | |
7a31a340 | 2167 | /* 'T', 'U' are for aligned memory loads which aren't needed for arch64. |
f451b552 DM |
2168 | 'W' is like 'T' but is assumed true on arch64. |
2169 | ||
2170 | Remember to accept pseudo-registers for memory constraints if reload is | |
2171 | in progress. */ | |
2172 | ||
2173 | #define EXTRA_CONSTRAINT(OP, C) \ | |
2174 | sparc_extra_constraint_check(OP, C, 0) | |
62190128 | 2175 | |
1bb87f28 JW |
2176 | #else |
2177 | ||
2178 | /* Nonzero if X is a hard reg that can be used as an index. */ | |
2179 | #define REG_OK_FOR_INDEX_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X)) | |
2180 | /* Nonzero if X is a hard reg that can be used as a base reg. */ | |
2181 | #define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X)) | |
2182 | ||
f451b552 DM |
2183 | #define EXTRA_CONSTRAINT(OP, C) \ |
2184 | sparc_extra_constraint_check(OP, C, 1) | |
62190128 | 2185 | |
1bb87f28 JW |
2186 | #endif |
2187 | \f | |
1cb36a98 RH |
2188 | /* Should gcc use [%reg+%lo(xx)+offset] addresses? */ |
2189 | ||
2190 | #ifdef HAVE_AS_OFFSETABLE_LO10 | |
2191 | #define USE_AS_OFFSETABLE_LO10 1 | |
2192 | #else | |
2193 | #define USE_AS_OFFSETABLE_LO10 0 | |
2194 | #endif | |
2195 | \f | |
1bb87f28 JW |
2196 | /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression |
2197 | that is a valid memory address for an instruction. | |
2198 | The MODE argument is the machine mode for the MEM expression | |
2199 | that wants to use this address. | |
2200 | ||
2201 | On SPARC, the actual legitimate addresses must be REG+REG or REG+SMALLINT | |
2202 | ordinarily. This changes a bit when generating PIC. | |
2203 | ||
2204 | If you change this, execute "rm explow.o recog.o reload.o". */ | |
2205 | ||
bec2e359 JW |
2206 | #define RTX_OK_FOR_BASE_P(X) \ |
2207 | ((GET_CODE (X) == REG && REG_OK_FOR_BASE_P (X)) \ | |
2208 | || (GET_CODE (X) == SUBREG \ | |
2209 | && GET_CODE (SUBREG_REG (X)) == REG \ | |
2210 | && REG_OK_FOR_BASE_P (SUBREG_REG (X)))) | |
2211 | ||
2212 | #define RTX_OK_FOR_INDEX_P(X) \ | |
2213 | ((GET_CODE (X) == REG && REG_OK_FOR_INDEX_P (X)) \ | |
2214 | || (GET_CODE (X) == SUBREG \ | |
2215 | && GET_CODE (SUBREG_REG (X)) == REG \ | |
2216 | && REG_OK_FOR_INDEX_P (SUBREG_REG (X)))) | |
2217 | ||
2218 | #define RTX_OK_FOR_OFFSET_P(X) \ | |
ce3e1311 | 2219 | (GET_CODE (X) == CONST_INT && INTVAL (X) >= -0x1000 && INTVAL (X) < 0x1000 - 8) |
1cb36a98 RH |
2220 | |
2221 | #define RTX_OK_FOR_OLO10_P(X) \ | |
2222 | (GET_CODE (X) == CONST_INT && INTVAL (X) >= -0x1000 && INTVAL (X) < 0xc00 - 8) | |
bec2e359 | 2223 | |
1bb87f28 | 2224 | #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \ |
bec2e359 JW |
2225 | { if (RTX_OK_FOR_BASE_P (X)) \ |
2226 | goto ADDR; \ | |
1bb87f28 JW |
2227 | else if (GET_CODE (X) == PLUS) \ |
2228 | { \ | |
bec2e359 JW |
2229 | register rtx op0 = XEXP (X, 0); \ |
2230 | register rtx op1 = XEXP (X, 1); \ | |
2231 | if (flag_pic && op0 == pic_offset_table_rtx) \ | |
1bb87f28 | 2232 | { \ |
bec2e359 | 2233 | if (RTX_OK_FOR_BASE_P (op1)) \ |
1bb87f28 JW |
2234 | goto ADDR; \ |
2235 | else if (flag_pic == 1 \ | |
bec2e359 JW |
2236 | && GET_CODE (op1) != REG \ |
2237 | && GET_CODE (op1) != LO_SUM \ | |
7aca9b9c JW |
2238 | && GET_CODE (op1) != MEM \ |
2239 | && (GET_CODE (op1) != CONST_INT \ | |
2240 | || SMALL_INT (op1))) \ | |
1bb87f28 JW |
2241 | goto ADDR; \ |
2242 | } \ | |
bec2e359 | 2243 | else if (RTX_OK_FOR_BASE_P (op0)) \ |
1bb87f28 | 2244 | { \ |
54e7fb26 | 2245 | if ((RTX_OK_FOR_INDEX_P (op1) \ |
d0ae1ce3 VM |
2246 | /* We prohibit REG + REG for TFmode when \ |
2247 | there are no instructions which accept \ | |
2248 | REG+REG instructions. We do this \ | |
2249 | because REG+REG is not an offsetable \ | |
2250 | address. If we get the situation \ | |
2251 | in reload where source and destination \ | |
2252 | of a movtf pattern are both MEMs with \ | |
2253 | REG+REG address, then only one of them \ | |
2254 | gets converted to an offsetable \ | |
80ffc95e | 2255 | address. */ \ |
ce3e1311 JJ |
2256 | && (MODE != TFmode \ |
2257 | || (TARGET_FPU && TARGET_ARCH64 \ | |
2258 | && TARGET_V9 \ | |
2259 | && TARGET_HARD_QUAD)) \ | |
2260 | /* We prohibit REG + REG on ARCH32 if \ | |
2261 | not optimizing for DFmode/DImode \ | |
2262 | because then mem_min_alignment is \ | |
2263 | likely to be zero after reload and the \ | |
2264 | forced split would lack a matching \ | |
80ffc95e | 2265 | splitter pattern. */ \ |
ce3e1311 JJ |
2266 | && (TARGET_ARCH64 || optimize \ |
2267 | || (MODE != DFmode \ | |
2268 | && MODE != DImode))) \ | |
bec2e359 | 2269 | || RTX_OK_FOR_OFFSET_P (op1)) \ |
1bb87f28 JW |
2270 | goto ADDR; \ |
2271 | } \ | |
bec2e359 | 2272 | else if (RTX_OK_FOR_BASE_P (op1)) \ |
1bb87f28 | 2273 | { \ |
54e7fb26 | 2274 | if ((RTX_OK_FOR_INDEX_P (op0) \ |
80ffc95e | 2275 | /* See the previous comment. */ \ |
ce3e1311 | 2276 | && (MODE != TFmode \ |
d0ae1ce3 | 2277 | || (TARGET_FPU && TARGET_ARCH64 \ |
54e7fb26 | 2278 | && TARGET_V9 \ |
ce3e1311 JJ |
2279 | && TARGET_HARD_QUAD)) \ |
2280 | && (TARGET_ARCH64 || optimize \ | |
2281 | || (MODE != DFmode \ | |
2282 | && MODE != DImode))) \ | |
bec2e359 | 2283 | || RTX_OK_FOR_OFFSET_P (op0)) \ |
1bb87f28 JW |
2284 | goto ADDR; \ |
2285 | } \ | |
1cb36a98 RH |
2286 | else if (USE_AS_OFFSETABLE_LO10 \ |
2287 | && GET_CODE (op0) == LO_SUM \ | |
2288 | && TARGET_ARCH64 \ | |
2289 | && ! TARGET_CM_MEDMID \ | |
2290 | && RTX_OK_FOR_OLO10_P (op1)) \ | |
2291 | { \ | |
2292 | register rtx op00 = XEXP (op0, 0); \ | |
2293 | register rtx op01 = XEXP (op0, 1); \ | |
2294 | if (RTX_OK_FOR_BASE_P (op00) \ | |
2295 | && CONSTANT_P (op01)) \ | |
2296 | goto ADDR; \ | |
2297 | } \ | |
2298 | else if (USE_AS_OFFSETABLE_LO10 \ | |
2299 | && GET_CODE (op1) == LO_SUM \ | |
2300 | && TARGET_ARCH64 \ | |
2301 | && ! TARGET_CM_MEDMID \ | |
2302 | && RTX_OK_FOR_OLO10_P (op0)) \ | |
2303 | { \ | |
2304 | register rtx op10 = XEXP (op1, 0); \ | |
2305 | register rtx op11 = XEXP (op1, 1); \ | |
2306 | if (RTX_OK_FOR_BASE_P (op10) \ | |
2307 | && CONSTANT_P (op11)) \ | |
2308 | goto ADDR; \ | |
2309 | } \ | |
1bb87f28 | 2310 | } \ |
bec2e359 JW |
2311 | else if (GET_CODE (X) == LO_SUM) \ |
2312 | { \ | |
2313 | register rtx op0 = XEXP (X, 0); \ | |
2314 | register rtx op1 = XEXP (X, 1); \ | |
2315 | if (RTX_OK_FOR_BASE_P (op0) \ | |
2f0da906 JW |
2316 | && CONSTANT_P (op1) \ |
2317 | /* We can't allow TFmode, because an offset \ | |
2318 | greater than or equal to the alignment (8) \ | |
80ffc95e | 2319 | may cause the LO_SUM to overflow if !v9. */\ |
e0d80184 | 2320 | && (MODE != TFmode || TARGET_V9)) \ |
bec2e359 JW |
2321 | goto ADDR; \ |
2322 | } \ | |
1bb87f28 JW |
2323 | else if (GET_CODE (X) == CONST_INT && SMALL_INT (X)) \ |
2324 | goto ADDR; \ | |
2325 | } | |
2326 | \f | |
2327 | /* Try machine-dependent ways of modifying an illegitimate address | |
2328 | to be legitimate. If we find one, return the new, valid address. | |
2329 | This macro is used in only one place: `memory_address' in explow.c. | |
2330 | ||
2331 | OLDX is the address as it was before break_out_memory_refs was called. | |
2332 | In some cases it is useful to look at this to decide what needs to be done. | |
2333 | ||
2334 | MODE and WIN are passed so that this macro can use | |
2335 | GO_IF_LEGITIMATE_ADDRESS. | |
2336 | ||
2337 | It is always safe for this macro to do nothing. It exists to recognize | |
2338 | opportunities to optimize the output. */ | |
2339 | ||
2340 | /* On SPARC, change REG+N into REG+REG, and REG+(X*Y) into REG+REG. */ | |
1bb87f28 JW |
2341 | #define LEGITIMIZE_ADDRESS(X,OLDX,MODE,WIN) \ |
2342 | { rtx sparc_x = (X); \ | |
2343 | if (GET_CODE (X) == PLUS && GET_CODE (XEXP (X, 0)) == MULT) \ | |
284d86e9 | 2344 | (X) = gen_rtx_PLUS (Pmode, XEXP (X, 1), \ |
c5c76735 | 2345 | force_operand (XEXP (X, 0), NULL_RTX)); \ |
1bb87f28 | 2346 | if (GET_CODE (X) == PLUS && GET_CODE (XEXP (X, 1)) == MULT) \ |
284d86e9 | 2347 | (X) = gen_rtx_PLUS (Pmode, XEXP (X, 0), \ |
c5c76735 | 2348 | force_operand (XEXP (X, 1), NULL_RTX)); \ |
1bb87f28 | 2349 | if (GET_CODE (X) == PLUS && GET_CODE (XEXP (X, 0)) == PLUS) \ |
284d86e9 | 2350 | (X) = gen_rtx_PLUS (Pmode, force_operand (XEXP (X, 0), NULL_RTX),\ |
c5c76735 | 2351 | XEXP (X, 1)); \ |
1bb87f28 | 2352 | if (GET_CODE (X) == PLUS && GET_CODE (XEXP (X, 1)) == PLUS) \ |
284d86e9 | 2353 | (X) = gen_rtx_PLUS (Pmode, XEXP (X, 0), \ |
c5c76735 | 2354 | force_operand (XEXP (X, 1), NULL_RTX)); \ |
1bb87f28 JW |
2355 | if (sparc_x != (X) && memory_address_p (MODE, X)) \ |
2356 | goto WIN; \ | |
7aca9b9c | 2357 | if (flag_pic) (X) = legitimize_pic_address (X, MODE, 0); \ |
1bb87f28 | 2358 | else if (GET_CODE (X) == PLUS && CONSTANT_ADDRESS_P (XEXP (X, 1))) \ |
284d86e9 | 2359 | (X) = gen_rtx_PLUS (Pmode, XEXP (X, 0), \ |
c5c76735 | 2360 | copy_to_mode_reg (Pmode, XEXP (X, 1))); \ |
1bb87f28 | 2361 | else if (GET_CODE (X) == PLUS && CONSTANT_ADDRESS_P (XEXP (X, 0))) \ |
284d86e9 | 2362 | (X) = gen_rtx_PLUS (Pmode, XEXP (X, 1), \ |
c5c76735 | 2363 | copy_to_mode_reg (Pmode, XEXP (X, 0))); \ |
1bb87f28 JW |
2364 | else if (GET_CODE (X) == SYMBOL_REF || GET_CODE (X) == CONST \ |
2365 | || GET_CODE (X) == LABEL_REF) \ | |
e0d80184 | 2366 | (X) = copy_to_suggested_reg (X, NULL_RTX, Pmode); \ |
1bb87f28 JW |
2367 | if (memory_address_p (MODE, X)) \ |
2368 | goto WIN; } | |
2369 | ||
8947065c RH |
2370 | /* Try a machine-dependent way of reloading an illegitimate address |
2371 | operand. If we find one, push the reload and jump to WIN. This | |
2372 | macro is used in only one place: `find_reloads_address' in reload.c. | |
2373 | ||
2374 | For Sparc 32, we wish to handle addresses by splitting them into | |
2375 | HIGH+LO_SUM pairs, retaining the LO_SUM in the memory reference. | |
1256ed02 JL |
2376 | This cuts the number of extra insns by one. |
2377 | ||
2378 | Do nothing when generating PIC code and the address is a | |
2379 | symbolic operand or requires a scratch register. */ | |
2380 | ||
8947065c RH |
2381 | #define LEGITIMIZE_RELOAD_ADDRESS(X,MODE,OPNUM,TYPE,IND_LEVELS,WIN) \ |
2382 | do { \ | |
2383 | /* Decompose SImode constants into hi+lo_sum. We do have to \ | |
2384 | rerecognize what we produce, so be careful. */ \ | |
2385 | if (CONSTANT_P (X) \ | |
2f15e255 | 2386 | && (MODE != TFmode || TARGET_ARCH64) \ |
8947065c | 2387 | && GET_MODE (X) == SImode \ |
1256ed02 JL |
2388 | && GET_CODE (X) != LO_SUM && GET_CODE (X) != HIGH \ |
2389 | && ! (flag_pic \ | |
78eca9f2 | 2390 | && (symbolic_operand (X, Pmode) \ |
2f15e255 RH |
2391 | || pic_address_needs_scratch (X))) \ |
2392 | && sparc_cmodel <= CM_MEDLOW) \ | |
8947065c RH |
2393 | { \ |
2394 | X = gen_rtx_LO_SUM (GET_MODE (X), \ | |
2395 | gen_rtx_HIGH (GET_MODE (X), X), X); \ | |
df4ae160 | 2396 | push_reload (XEXP (X, 0), NULL_RTX, &XEXP (X, 0), NULL, \ |
8947065c RH |
2397 | BASE_REG_CLASS, GET_MODE (X), VOIDmode, 0, 0, \ |
2398 | OPNUM, TYPE); \ | |
2399 | goto WIN; \ | |
2400 | } \ | |
2401 | /* ??? 64-bit reloads. */ \ | |
2402 | } while (0) | |
2403 | ||
1bb87f28 JW |
2404 | /* Go to LABEL if ADDR (a legitimate address expression) |
2405 | has an effect that depends on the machine mode it is used for. | |
2406 | On the SPARC this is never true. */ | |
2407 | ||
2408 | #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) | |
2409 | \f | |
2410 | /* Specify the machine mode that this machine uses | |
2411 | for the index in the tablejump instruction. */ | |
67cb8900 JJ |
2412 | /* If we ever implement any of the full models (such as CM_FULLANY), |
2413 | this has to be DImode in that case */ | |
d1accaa3 | 2414 | #ifdef HAVE_GAS_SUBSECTION_ORDERING |
67cb8900 JJ |
2415 | #define CASE_VECTOR_MODE \ |
2416 | (! TARGET_PTR64 ? SImode : flag_pic ? SImode : TARGET_CM_MEDLOW ? SImode : DImode) | |
d1accaa3 JJ |
2417 | #else |
2418 | /* If assembler does not have working .subsection -1, we use DImode for pic, as otherwise | |
80ffc95e | 2419 | we have to sign extend which slows things down. */ |
d1accaa3 JJ |
2420 | #define CASE_VECTOR_MODE \ |
2421 | (! TARGET_PTR64 ? SImode : flag_pic ? DImode : TARGET_CM_MEDLOW ? SImode : DImode) | |
2422 | #endif | |
1bb87f28 | 2423 | |
18543a22 ILT |
2424 | /* Define as C expression which evaluates to nonzero if the tablejump |
2425 | instruction expects the table to contain offsets from the address of the | |
2426 | table. | |
80ffc95e | 2427 | Do not define this if the table should contain absolute addresses. */ |
18543a22 | 2428 | /* #define CASE_VECTOR_PC_RELATIVE 1 */ |
1bb87f28 | 2429 | |
1bb87f28 JW |
2430 | /* Define this as 1 if `char' should by default be signed; else as 0. */ |
2431 | #define DEFAULT_SIGNED_CHAR 1 | |
2432 | ||
2433 | /* Max number of bytes we can move from memory to memory | |
2434 | in one reasonably fast instruction. */ | |
2eef2ef1 | 2435 | #define MOVE_MAX 8 |
1bb87f28 | 2436 | |
0fb5a69e | 2437 | #if 0 /* Sun 4 has matherr, so this is no good. */ |
24e2a2bf RS |
2438 | /* This is the value of the error code EDOM for this machine, |
2439 | used by the sqrt instruction. */ | |
2440 | #define TARGET_EDOM 33 | |
2441 | ||
2442 | /* This is how to refer to the variable errno. */ | |
2443 | #define GEN_ERRNO_RTX \ | |
284d86e9 | 2444 | gen_rtx_MEM (SImode, gen_rtx_SYMBOL_REF (Pmode, "errno")) |
0fb5a69e | 2445 | #endif /* 0 */ |
24e2a2bf | 2446 | |
9a63901f RK |
2447 | /* Define if operations between registers always perform the operation |
2448 | on the full register even if a narrower mode is specified. */ | |
2449 | #define WORD_REGISTER_OPERATIONS | |
2450 | ||
2451 | /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD | |
2452 | will either zero-extend or sign-extend. The value of this macro should | |
2453 | be the code that says which one of the two operations is implicitly | |
2454 | done, NIL if none. */ | |
2455 | #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND | |
1bb87f28 JW |
2456 | |
2457 | /* Nonzero if access to memory by bytes is slow and undesirable. | |
2458 | For RISC chips, it means that access to memory by bytes is no | |
2459 | better than access by words when possible, so grab a whole word | |
2460 | and maybe make use of that. */ | |
2461 | #define SLOW_BYTE_ACCESS 1 | |
2462 | ||
2463 | /* We assume that the store-condition-codes instructions store 0 for false | |
2464 | and some other value for true. This is the value stored for true. */ | |
2465 | ||
2466 | #define STORE_FLAG_VALUE 1 | |
2467 | ||
2468 | /* When a prototype says `char' or `short', really pass an `int'. */ | |
cb560352 | 2469 | #define PROMOTE_PROTOTYPES (TARGET_ARCH32) |
1bb87f28 | 2470 | |
d969caf8 | 2471 | /* Define this to be nonzero if shift instructions ignore all but the low-order |
80ffc95e | 2472 | few bits. */ |
d969caf8 | 2473 | #define SHIFT_COUNT_TRUNCATED 1 |
1bb87f28 JW |
2474 | |
2475 | /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits | |
2476 | is done just by pretending it is already truncated. */ | |
2477 | #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
2478 | ||
2479 | /* Specify the machine mode that pointers have. | |
2480 | After generation of rtl, the compiler makes no further distinction | |
2481 | between pointers and any other objects of this machine mode. */ | |
3276910d | 2482 | #define Pmode (TARGET_ARCH64 ? DImode : SImode) |
1bb87f28 | 2483 | |
b4ac57ab RS |
2484 | /* Generate calls to memcpy, memcmp and memset. */ |
2485 | #define TARGET_MEM_FUNCTIONS | |
2486 | ||
1bb87f28 JW |
2487 | /* Add any extra modes needed to represent the condition code. |
2488 | ||
2489 | On the Sparc, we have a "no-overflow" mode which is used when an add or | |
2490 | subtract insn is used to set the condition code. Different branches are | |
2491 | used in this case for some operations. | |
2492 | ||
4d449554 JW |
2493 | We also have two modes to indicate that the relevant condition code is |
2494 | in the floating-point condition code register. One for comparisons which | |
2495 | will generate an exception if the result is unordered (CCFPEmode) and | |
c4ce6853 | 2496 | one for comparisons which will never trap (CCFPmode). |
7a6cf439 DE |
2497 | |
2498 | CCXmode and CCX_NOOVmode are only used by v9. */ | |
2499 | ||
aa0b4465 ZW |
2500 | #define EXTRA_CC_MODES \ |
2501 | CC(CCXmode, "CCX") \ | |
2502 | CC(CC_NOOVmode, "CC_NOOV") \ | |
2503 | CC(CCX_NOOVmode, "CCX_NOOV") \ | |
2504 | CC(CCFPmode, "CCFP") \ | |
2505 | CC(CCFPEmode, "CCFPE") | |
1bb87f28 JW |
2506 | |
2507 | /* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE, | |
4d449554 | 2508 | return the mode to be used for the comparison. For floating-point, |
7913f3d0 RH |
2509 | CCFP[E]mode is used. CC_NOOVmode should be used when the first operand |
2510 | is a PLUS, MINUS, NEG, or ASHIFT. CCmode should be used when no special | |
922bd191 | 2511 | processing is needed. */ |
e267e177 | 2512 | #define SELECT_CC_MODE(OP,X,Y) select_cc_mode ((OP), (X), (Y)) |
1bb87f28 | 2513 | |
7913f3d0 RH |
2514 | /* Return non-zero if MODE implies a floating point inequality can be |
2515 | reversed. For Sparc this is always true because we have a full | |
46238b7d JJ |
2516 | compliment of ordered and unordered comparisons, but until generic |
2517 | code knows how to reverse it correctly we keep the old definition. */ | |
2518 | #define REVERSIBLE_CC_MODE(MODE) ((MODE) != CCFPEmode && (MODE) != CCFPmode) | |
b331b745 | 2519 | |
3276910d RK |
2520 | /* A function address in a call instruction for indexing purposes. */ |
2521 | #define FUNCTION_MODE Pmode | |
1bb87f28 JW |
2522 | |
2523 | /* Define this if addresses of constant functions | |
2524 | shouldn't be put through pseudo regs where they can be cse'd. | |
2525 | Desirable on machines where ordinary constants are expensive | |
2526 | but a CALL with constant address is cheap. */ | |
2527 | #define NO_FUNCTION_CSE | |
2528 | ||
2529 | /* alloca should avoid clobbering the old register save area. */ | |
2530 | #define SETJMP_VIA_SAVE_AREA | |
2531 | ||
2532 | /* Define subroutines to call to handle multiply and divide. | |
2533 | Use the subroutines that Sun's library provides. | |
2534 | The `*' prevents an underscore from being prepended by the compiler. */ | |
2535 | ||
2536 | #define DIVSI3_LIBCALL "*.div" | |
2537 | #define UDIVSI3_LIBCALL "*.udiv" | |
2538 | #define MODSI3_LIBCALL "*.rem" | |
2539 | #define UMODSI3_LIBCALL "*.urem" | |
2540 | /* .umul is a little faster than .mul. */ | |
2541 | #define MULSI3_LIBCALL "*.umul" | |
2542 | ||
8248e2bc | 2543 | /* Define library calls for quad FP operations. These are all part of the |
47ac041c JJ |
2544 | SPARC 32bit ABI. */ |
2545 | #define ADDTF3_LIBCALL "_Q_add" | |
2546 | #define SUBTF3_LIBCALL "_Q_sub" | |
2547 | #define NEGTF2_LIBCALL "_Q_neg" | |
2548 | #define MULTF3_LIBCALL "_Q_mul" | |
2549 | #define DIVTF3_LIBCALL "_Q_div" | |
2550 | #define FLOATSITF2_LIBCALL "_Q_itoq" | |
2551 | #define FIX_TRUNCTFSI2_LIBCALL "_Q_qtoi" | |
2552 | #define FIXUNS_TRUNCTFSI2_LIBCALL "_Q_qtou" | |
2553 | #define EXTENDSFTF2_LIBCALL "_Q_stoq" | |
2554 | #define TRUNCTFSF2_LIBCALL "_Q_qtos" | |
2555 | #define EXTENDDFTF2_LIBCALL "_Q_dtoq" | |
2556 | #define TRUNCTFDF2_LIBCALL "_Q_qtod" | |
2557 | #define EQTF2_LIBCALL "_Q_feq" | |
2558 | #define NETF2_LIBCALL "_Q_fne" | |
2559 | #define GTTF2_LIBCALL "_Q_fgt" | |
2560 | #define GETF2_LIBCALL "_Q_fge" | |
2561 | #define LTTF2_LIBCALL "_Q_flt" | |
2562 | #define LETF2_LIBCALL "_Q_fle" | |
8248e2bc | 2563 | |
4e7d5d27 DM |
2564 | /* Assume by default that the _Qp_* 64-bit libcalls are implemented such |
2565 | that the inputs are fully consumed before the output memory is clobbered. */ | |
2566 | ||
2567 | #define TARGET_BUGGY_QP_LIB 0 | |
2568 | ||
78e9b5df JW |
2569 | /* We can define the TFmode sqrt optab only if TARGET_FPU. This is because |
2570 | with soft-float, the SFmode and DFmode sqrt instructions will be absent, | |
2571 | and the compiler will notice and try to use the TFmode sqrt instruction | |
2572 | for calls to the builtin function sqrt, but this fails. */ | |
27da6752 JW |
2573 | #define INIT_TARGET_OPTABS \ |
2574 | do { \ | |
47ac041c JJ |
2575 | if (TARGET_ARCH32) \ |
2576 | { \ | |
2577 | add_optab->handlers[(int) TFmode].libfunc \ | |
2578 | = init_one_libfunc (ADDTF3_LIBCALL); \ | |
2579 | sub_optab->handlers[(int) TFmode].libfunc \ | |
2580 | = init_one_libfunc (SUBTF3_LIBCALL); \ | |
2581 | neg_optab->handlers[(int) TFmode].libfunc \ | |
2582 | = init_one_libfunc (NEGTF2_LIBCALL); \ | |
2583 | smul_optab->handlers[(int) TFmode].libfunc \ | |
2584 | = init_one_libfunc (MULTF3_LIBCALL); \ | |
ef89d648 | 2585 | sdiv_optab->handlers[(int) TFmode].libfunc \ |
47ac041c JJ |
2586 | = init_one_libfunc (DIVTF3_LIBCALL); \ |
2587 | eqtf2_libfunc = init_one_libfunc (EQTF2_LIBCALL); \ | |
2588 | netf2_libfunc = init_one_libfunc (NETF2_LIBCALL); \ | |
2589 | gttf2_libfunc = init_one_libfunc (GTTF2_LIBCALL); \ | |
2590 | getf2_libfunc = init_one_libfunc (GETF2_LIBCALL); \ | |
2591 | lttf2_libfunc = init_one_libfunc (LTTF2_LIBCALL); \ | |
2592 | letf2_libfunc = init_one_libfunc (LETF2_LIBCALL); \ | |
2593 | trunctfsf2_libfunc = init_one_libfunc (TRUNCTFSF2_LIBCALL); \ | |
2594 | trunctfdf2_libfunc = init_one_libfunc (TRUNCTFDF2_LIBCALL); \ | |
2595 | extendsftf2_libfunc = init_one_libfunc (EXTENDSFTF2_LIBCALL); \ | |
2596 | extenddftf2_libfunc = init_one_libfunc (EXTENDDFTF2_LIBCALL); \ | |
2597 | floatsitf_libfunc = init_one_libfunc (FLOATSITF2_LIBCALL); \ | |
2598 | fixtfsi_libfunc = init_one_libfunc (FIX_TRUNCTFSI2_LIBCALL); \ | |
2599 | fixunstfsi_libfunc \ | |
2600 | = init_one_libfunc (FIXUNS_TRUNCTFSI2_LIBCALL); \ | |
2601 | if (TARGET_FPU) \ | |
2602 | sqrt_optab->handlers[(int) TFmode].libfunc \ | |
2603 | = init_one_libfunc ("_Q_sqrt"); \ | |
2604 | } \ | |
47428190 | 2605 | INIT_SUBTARGET_OPTABS; \ |
78e9b5df JW |
2606 | } while (0) |
2607 | ||
2608 | /* This is meant to be redefined in the host dependent files */ | |
2609 | #define INIT_SUBTARGET_OPTABS | |
2610 | ||
c5c60e15 BS |
2611 | /* Nonzero if a floating point comparison library call for |
2612 | mode MODE that will return a boolean value. Zero if one | |
2613 | of the libgcc2 functions is used. */ | |
2614 | #define FLOAT_LIB_COMPARE_RETURNS_BOOL(MODE, COMPARISON) ((MODE) == TFmode) | |
2615 | ||
1bb87f28 | 2616 | /* Compute extra cost of moving data between one register class |
bfd6bc60 | 2617 | and another. */ |
284d86e9 | 2618 | #define GENERAL_OR_I64(C) ((C) == GENERAL_REGS || (C) == I64_REGS) |
cf011243 | 2619 | #define REGISTER_MOVE_COST(MODE, CLASS1, CLASS2) \ |
284d86e9 JC |
2620 | (((FP_REG_CLASS_P (CLASS1) && GENERAL_OR_I64 (CLASS2)) \ |
2621 | || (GENERAL_OR_I64 (CLASS1) && FP_REG_CLASS_P (CLASS2)) \ | |
bfd6bc60 | 2622 | || (CLASS1) == FPCC_REGS || (CLASS2) == FPCC_REGS) \ |
fae15c93 VM |
2623 | ? ((sparc_cpu == PROCESSOR_ULTRASPARC \ |
2624 | || sparc_cpu == PROCESSOR_ULTRASPARC3) ? 12 : 6) : 2) | |
1bb87f28 | 2625 | |
2f82dbf8 DM |
2626 | /* Provide the cost of a branch. For pre-v9 processors we use |
2627 | a value of 3 to take into account the potential annulling of | |
2628 | the delay slot (which ends up being a bubble in the pipeline slot) | |
2629 | plus a cycle to take into consideration the instruction cache | |
2630 | effects. | |
2631 | ||
2632 | On v9 and later, which have branch prediction facilities, we set | |
2633 | it to the depth of the pipeline as that is the cost of a | |
84643cbf | 2634 | mispredicted branch. */ |
2f82dbf8 DM |
2635 | |
2636 | #define BRANCH_COST \ | |
2637 | ((sparc_cpu == PROCESSOR_V9 \ | |
2638 | || sparc_cpu == PROCESSOR_ULTRASPARC) \ | |
84643cbf DM |
2639 | ? 7 \ |
2640 | : (sparc_cpu == PROCESSOR_ULTRASPARC3 \ | |
2641 | ? 9 : 3)) | |
2f82dbf8 | 2642 | |
2ce04b6b | 2643 | /* The cases that RTX_COSTS handles. */ |
1bb87f28 | 2644 | |
2ce04b6b | 2645 | #define RTX_COSTS_CASES \ |
214c6394 DM |
2646 | case PLUS: case MINUS: case ABS: case NEG: \ |
2647 | case FLOAT: case UNSIGNED_FLOAT: \ | |
2648 | case FIX: case UNSIGNED_FIX: \ | |
2649 | case FLOAT_EXTEND: case FLOAT_TRUNCATE: \ | |
2650 | case SQRT: \ | |
2651 | case COMPARE: case IF_THEN_ELSE: \ | |
2652 | case MEM: \ | |
2ce04b6b | 2653 | case MULT: case DIV: case UDIV: case MOD: case UMOD: \ |
2ce04b6b DM |
2654 | case CONST_INT: case HIGH: case CONST: \ |
2655 | case LABEL_REF: case SYMBOL_REF: case CONST_DOUBLE: | |
2656 | ||
2657 | /* Provide the costs of a rtl expression. This is in the body of a | |
2658 | switch on CODE. */ | |
1bb87f28 | 2659 | |
3bb22aee | 2660 | #define RTX_COSTS(X,CODE,OUTER_CODE) \ |
2ce04b6b DM |
2661 | RTX_COSTS_CASES \ |
2662 | return sparc_rtx_costs(X,CODE,OUTER_CODE); | |
2663 | ||
2664 | #define ADDRESS_COST(RTX) 1 | |
1bbad4c6 DM |
2665 | |
2666 | #define PREFETCH_BLOCK \ | |
84643cbf DM |
2667 | ((sparc_cpu == PROCESSOR_ULTRASPARC \ |
2668 | || sparc_cpu == PROCESSOR_ULTRASPARC3) \ | |
2669 | ? 64 : 32) | |
1bbad4c6 | 2670 | |
1bbad4c6 | 2671 | #define SIMULTANEOUS_PREFETCHES \ |
84643cbf DM |
2672 | ((sparc_cpu == PROCESSOR_ULTRASPARC) \ |
2673 | ? 2 \ | |
2674 | : (sparc_cpu == PROCESSOR_ULTRASPARC3 \ | |
2675 | ? 8 : 3)) | |
1bb87f28 JW |
2676 | \f |
2677 | /* Control the assembler format that we output. */ | |
2678 | ||
2679 | /* Output at beginning of assembler file. */ | |
2680 | ||
2681 | #define ASM_FILE_START(file) | |
2682 | ||
1ccfa253 DE |
2683 | /* A C string constant describing how to begin a comment in the target |
2684 | assembler language. The compiler assumes that the comment will end at | |
2685 | the end of the line. */ | |
2686 | ||
2687 | #define ASM_COMMENT_START "!" | |
2688 | ||
1bb87f28 JW |
2689 | /* Output to assembler file text saying following lines |
2690 | may contain character constants, extra white space, comments, etc. */ | |
2691 | ||
2692 | #define ASM_APP_ON "" | |
2693 | ||
2694 | /* Output to assembler file text saying following lines | |
2695 | no longer contain unusual constructs. */ | |
2696 | ||
2697 | #define ASM_APP_OFF "" | |
2698 | ||
7a6cf439 DE |
2699 | /* ??? Try to make the style consistent here (_OP?). */ |
2700 | ||
7a6cf439 DE |
2701 | #define ASM_FLOAT ".single" |
2702 | #define ASM_DOUBLE ".double" | |
80ffc95e | 2703 | #define ASM_LONGDOUBLE ".xxx" /* ??? Not known (or used yet). */ |
303d524a | 2704 | |
1bb87f28 JW |
2705 | /* How to refer to registers in assembler output. |
2706 | This sequence is indexed by compiler's hard-register-number (see above). */ | |
2707 | ||
7a6cf439 DE |
2708 | #define REGISTER_NAMES \ |
2709 | {"%g0", "%g1", "%g2", "%g3", "%g4", "%g5", "%g6", "%g7", \ | |
2710 | "%o0", "%o1", "%o2", "%o3", "%o4", "%o5", "%sp", "%o7", \ | |
2711 | "%l0", "%l1", "%l2", "%l3", "%l4", "%l5", "%l6", "%l7", \ | |
2712 | "%i0", "%i1", "%i2", "%i3", "%i4", "%i5", "%fp", "%i7", \ | |
2713 | "%f0", "%f1", "%f2", "%f3", "%f4", "%f5", "%f6", "%f7", \ | |
2714 | "%f8", "%f9", "%f10", "%f11", "%f12", "%f13", "%f14", "%f15", \ | |
2715 | "%f16", "%f17", "%f18", "%f19", "%f20", "%f21", "%f22", "%f23", \ | |
2716 | "%f24", "%f25", "%f26", "%f27", "%f28", "%f29", "%f30", "%f31", \ | |
2717 | "%f32", "%f33", "%f34", "%f35", "%f36", "%f37", "%f38", "%f39", \ | |
2718 | "%f40", "%f41", "%f42", "%f43", "%f44", "%f45", "%f46", "%f47", \ | |
2719 | "%f48", "%f49", "%f50", "%f51", "%f52", "%f53", "%f54", "%f55", \ | |
2720 | "%f56", "%f57", "%f58", "%f59", "%f60", "%f61", "%f62", "%f63", \ | |
563c12b0 | 2721 | "%fcc0", "%fcc1", "%fcc2", "%fcc3", "%icc", "%sfp" } |
ea3fa5f7 | 2722 | |
c4ce6853 | 2723 | /* Define additional names for use in asm clobbers and asm declarations. */ |
ea3fa5f7 | 2724 | |
c4ce6853 DE |
2725 | #define ADDITIONAL_REGISTER_NAMES \ |
2726 | {{"ccr", SPARC_ICC_REG}, {"cc", SPARC_ICC_REG}} | |
ea3fa5f7 | 2727 | |
5bcb3f13 JM |
2728 | /* On Sun 4, this limit is 2048. We use 1000 to be safe, since the length |
2729 | can run past this up to a continuation point. Once we used 1500, but | |
2730 | a single entry in C++ can run more than 500 bytes, due to the length of | |
2731 | mangled symbol names. dbxout.c should really be fixed to do | |
2732 | continuations when they are actually needed instead of trying to | |
2733 | guess... */ | |
2734 | #define DBX_CONTIN_LENGTH 1000 | |
1bb87f28 | 2735 | |
1bb87f28 JW |
2736 | /* This is how to output the definition of a user-level label named NAME, |
2737 | such as the label on a static function or variable NAME. */ | |
2738 | ||
2739 | #define ASM_OUTPUT_LABEL(FILE,NAME) \ | |
2740 | do { assemble_name (FILE, NAME); fputs (":\n", FILE); } while (0) | |
2741 | ||
2742 | /* This is how to output a command to make the user-level label named NAME | |
2743 | defined for reference from other files. */ | |
2744 | ||
2745 | #define ASM_GLOBALIZE_LABEL(FILE,NAME) \ | |
2746 | do { fputs ("\t.global ", FILE); assemble_name (FILE, NAME); fputs ("\n", FILE);} while (0) | |
2747 | ||
80ffc95e | 2748 | /* The prefix to add to user-visible assembler symbols. */ |
1bb87f28 | 2749 | |
4e0c8ad2 | 2750 | #define USER_LABEL_PREFIX "_" |
1bb87f28 | 2751 | |
d2a8e680 | 2752 | /* This is how to output a definition of an internal numbered label where |
1bb87f28 JW |
2753 | PREFIX is the class of label and NUM is the number within the class. */ |
2754 | ||
2755 | #define ASM_OUTPUT_INTERNAL_LABEL(FILE,PREFIX,NUM) \ | |
2756 | fprintf (FILE, "%s%d:\n", PREFIX, NUM) | |
2757 | ||
2758 | /* This is how to store into the string LABEL | |
2759 | the symbol_ref name of an internal numbered label where | |
2760 | PREFIX is the class of label and NUM is the number within the class. | |
2761 | This is suitable for output with `assemble_name'. */ | |
2762 | ||
2763 | #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \ | |
4f70758f | 2764 | sprintf ((LABEL), "*%s%ld", (PREFIX), (long)(NUM)) |
1bb87f28 | 2765 | |
e0d80184 DM |
2766 | /* This is how we hook in and defer the case-vector until the end of |
2767 | the function. */ | |
e0d80184 DM |
2768 | #define ASM_OUTPUT_ADDR_VEC(LAB,VEC) \ |
2769 | sparc_defer_case_vector ((LAB),(VEC), 0) | |
2770 | ||
2771 | #define ASM_OUTPUT_ADDR_DIFF_VEC(LAB,VEC) \ | |
2772 | sparc_defer_case_vector ((LAB),(VEC), 1) | |
2773 | ||
1bb87f28 JW |
2774 | /* This is how to output an element of a case-vector that is absolute. */ |
2775 | ||
2776 | #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \ | |
4b69d2a3 RS |
2777 | do { \ |
2778 | char label[30]; \ | |
2779 | ASM_GENERATE_INTERNAL_LABEL (label, "L", VALUE); \ | |
67cb8900 | 2780 | if (CASE_VECTOR_MODE == SImode) \ |
7a6cf439 | 2781 | fprintf (FILE, "\t.word\t"); \ |
7a6cf439 DE |
2782 | else \ |
2783 | fprintf (FILE, "\t.xword\t"); \ | |
4b69d2a3 | 2784 | assemble_name (FILE, label); \ |
e0d80184 | 2785 | fputc ('\n', FILE); \ |
4b69d2a3 | 2786 | } while (0) |
1bb87f28 JW |
2787 | |
2788 | /* This is how to output an element of a case-vector that is relative. | |
2789 | (SPARC uses such vectors only when generating PIC.) */ | |
2790 | ||
33f7f353 | 2791 | #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \ |
4b69d2a3 RS |
2792 | do { \ |
2793 | char label[30]; \ | |
e0d80184 | 2794 | ASM_GENERATE_INTERNAL_LABEL (label, "L", (VALUE)); \ |
67cb8900 | 2795 | if (CASE_VECTOR_MODE == SImode) \ |
7a6cf439 | 2796 | fprintf (FILE, "\t.word\t"); \ |
7a6cf439 DE |
2797 | else \ |
2798 | fprintf (FILE, "\t.xword\t"); \ | |
4b69d2a3 | 2799 | assemble_name (FILE, label); \ |
e0d80184 DM |
2800 | ASM_GENERATE_INTERNAL_LABEL (label, "L", (REL)); \ |
2801 | fputc ('-', FILE); \ | |
2802 | assemble_name (FILE, label); \ | |
2803 | fputc ('\n', FILE); \ | |
4b69d2a3 | 2804 | } while (0) |
1bb87f28 | 2805 | |
d1accaa3 JJ |
2806 | /* This is what to output before and after case-vector (both |
2807 | relative and absolute). If .subsection -1 works, we put case-vectors | |
2808 | at the beginning of the current section. */ | |
2809 | ||
2810 | #ifdef HAVE_GAS_SUBSECTION_ORDERING | |
2811 | ||
2812 | #define ASM_OUTPUT_ADDR_VEC_START(FILE) \ | |
2813 | fprintf(FILE, "\t.subsection\t-1\n") | |
2814 | ||
2815 | #define ASM_OUTPUT_ADDR_VEC_END(FILE) \ | |
2816 | fprintf(FILE, "\t.previous\n") | |
2817 | ||
2818 | #endif | |
2819 | ||
1bb87f28 JW |
2820 | /* This is how to output an assembler line |
2821 | that says to advance the location counter | |
2822 | to a multiple of 2**LOG bytes. */ | |
2823 | ||
2824 | #define ASM_OUTPUT_ALIGN(FILE,LOG) \ | |
2825 | if ((LOG) != 0) \ | |
2826 | fprintf (FILE, "\t.align %d\n", (1<<(LOG))) | |
2827 | ||
2828 | #define ASM_OUTPUT_SKIP(FILE,SIZE) \ | |
2829 | fprintf (FILE, "\t.skip %u\n", (SIZE)) | |
2830 | ||
2831 | /* This says how to output an assembler line | |
2832 | to define a global common symbol. */ | |
2833 | ||
2834 | #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \ | |
b277ceaf | 2835 | ( fputs ("\t.common ", (FILE)), \ |
1bb87f28 | 2836 | assemble_name ((FILE), (NAME)), \ |
b277ceaf | 2837 | fprintf ((FILE), ",%u,\"bss\"\n", (SIZE))) |
1bb87f28 | 2838 | |
b277ceaf JW |
2839 | /* This says how to output an assembler line to define a local common |
2840 | symbol. */ | |
1bb87f28 | 2841 | |
b277ceaf JW |
2842 | #define ASM_OUTPUT_ALIGNED_LOCAL(FILE, NAME, SIZE, ALIGNED) \ |
2843 | ( fputs ("\t.reserve ", (FILE)), \ | |
2844 | assemble_name ((FILE), (NAME)), \ | |
2845 | fprintf ((FILE), ",%u,\"bss\",%u\n", \ | |
2846 | (SIZE), ((ALIGNED) / BITS_PER_UNIT))) | |
1bb87f28 | 2847 | |
101d9529 JM |
2848 | /* A C statement (sans semicolon) to output to the stdio stream |
2849 | FILE the assembler definition of uninitialized global DECL named | |
2850 | NAME whose size is SIZE bytes and alignment is ALIGN bytes. | |
2851 | Try to use asm_output_aligned_bss to implement this macro. */ | |
2852 | ||
2853 | #define ASM_OUTPUT_ALIGNED_BSS(FILE, DECL, NAME, SIZE, ALIGN) \ | |
2854 | do { \ | |
2855 | fputs (".globl ", (FILE)); \ | |
2856 | assemble_name ((FILE), (NAME)); \ | |
2857 | fputs ("\n", (FILE)); \ | |
2858 | ASM_OUTPUT_ALIGNED_LOCAL (FILE, NAME, SIZE, ALIGN); \ | |
2859 | } while (0) | |
2860 | ||
1bb87f28 JW |
2861 | /* Store in OUTPUT a string (made with alloca) containing |
2862 | an assembler-name for a local static variable named NAME. | |
2863 | LABELNO is an integer which is different for each call. */ | |
2864 | ||
2865 | #define ASM_FORMAT_PRIVATE_NAME(OUTPUT, NAME, LABELNO) \ | |
2866 | ( (OUTPUT) = (char *) alloca (strlen ((NAME)) + 10), \ | |
2867 | sprintf ((OUTPUT), "%s.%d", (NAME), (LABELNO))) | |
2868 | ||
471b6f1b | 2869 | #define IDENT_ASM_OP "\t.ident\t" |
c14f2655 RS |
2870 | |
2871 | /* Output #ident as a .ident. */ | |
2872 | ||
2873 | #define ASM_OUTPUT_IDENT(FILE, NAME) \ | |
b9f7d63e | 2874 | fprintf (FILE, "%s\"%s\"\n", IDENT_ASM_OP, NAME); |
c14f2655 | 2875 | |
c94b3179 JM |
2876 | /* Output code to add DELTA to the first argument, and then jump to FUNCTION. |
2877 | Used for C++ multiple inheritance. */ | |
e133041b RH |
2878 | #define ASM_OUTPUT_MI_THUNK(FILE, THUNK_FNDECL, DELTA, FUNCTION) \ |
2879 | sparc_output_mi_thunk (FILE, THUNK_FNDECL, DELTA, FUNCTION) | |
c94b3179 | 2880 | |
1bb87f28 | 2881 | #define PRINT_OPERAND_PUNCT_VALID_P(CHAR) \ |
a0a301fc | 2882 | ((CHAR) == '#' || (CHAR) == '*' || (CHAR) == '^' || (CHAR) == '(' || (CHAR) == '_') |
1bb87f28 JW |
2883 | |
2884 | /* Print operand X (an rtx) in assembler syntax to file FILE. | |
2885 | CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified. | |
2886 | For `%' followed by punctuation, CODE is the punctuation and X is null. */ | |
2887 | ||
2888 | #define PRINT_OPERAND(FILE, X, CODE) print_operand (FILE, X, CODE) | |
2889 | ||
2890 | /* Print a memory address as an operand to reference that memory location. */ | |
2891 | ||
2892 | #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \ | |
2893 | { register rtx base, index = 0; \ | |
2894 | int offset = 0; \ | |
2895 | register rtx addr = ADDR; \ | |
2896 | if (GET_CODE (addr) == REG) \ | |
2897 | fputs (reg_names[REGNO (addr)], FILE); \ | |
2898 | else if (GET_CODE (addr) == PLUS) \ | |
2899 | { \ | |
2900 | if (GET_CODE (XEXP (addr, 0)) == CONST_INT) \ | |
2901 | offset = INTVAL (XEXP (addr, 0)), base = XEXP (addr, 1);\ | |
2902 | else if (GET_CODE (XEXP (addr, 1)) == CONST_INT) \ | |
2903 | offset = INTVAL (XEXP (addr, 1)), base = XEXP (addr, 0);\ | |
2904 | else \ | |
2905 | base = XEXP (addr, 0), index = XEXP (addr, 1); \ | |
1cb36a98 RH |
2906 | if (GET_CODE (base) == LO_SUM) \ |
2907 | { \ | |
2908 | if (! USE_AS_OFFSETABLE_LO10 \ | |
2909 | || TARGET_ARCH32 \ | |
2910 | || TARGET_CM_MEDMID) \ | |
2911 | abort (); \ | |
2912 | output_operand (XEXP (base, 0), 0); \ | |
2913 | fputs ("+%lo(", FILE); \ | |
2914 | output_address (XEXP (base, 1)); \ | |
2915 | fprintf (FILE, ")+%d", offset); \ | |
2916 | } \ | |
2917 | else \ | |
2918 | { \ | |
2919 | fputs (reg_names[REGNO (base)], FILE); \ | |
2920 | if (index == 0) \ | |
2921 | fprintf (FILE, "%+d", offset); \ | |
2922 | else if (GET_CODE (index) == REG) \ | |
2923 | fprintf (FILE, "+%s", reg_names[REGNO (index)]); \ | |
2924 | else if (GET_CODE (index) == SYMBOL_REF \ | |
2925 | || GET_CODE (index) == CONST) \ | |
2926 | fputc ('+', FILE), output_addr_const (FILE, index); \ | |
2927 | else abort (); \ | |
2928 | } \ | |
1bb87f28 JW |
2929 | } \ |
2930 | else if (GET_CODE (addr) == MINUS \ | |
2931 | && GET_CODE (XEXP (addr, 1)) == LABEL_REF) \ | |
2932 | { \ | |
2933 | output_addr_const (FILE, XEXP (addr, 0)); \ | |
2934 | fputs ("-(", FILE); \ | |
2935 | output_addr_const (FILE, XEXP (addr, 1)); \ | |
2936 | fputs ("-.)", FILE); \ | |
2937 | } \ | |
2938 | else if (GET_CODE (addr) == LO_SUM) \ | |
2939 | { \ | |
2940 | output_operand (XEXP (addr, 0), 0); \ | |
e0d80184 DM |
2941 | if (TARGET_CM_MEDMID) \ |
2942 | fputs ("+%l44(", FILE); \ | |
2943 | else \ | |
2944 | fputs ("+%lo(", FILE); \ | |
1bb87f28 JW |
2945 | output_address (XEXP (addr, 1)); \ |
2946 | fputc (')', FILE); \ | |
2947 | } \ | |
2948 | else if (flag_pic && GET_CODE (addr) == CONST \ | |
2949 | && GET_CODE (XEXP (addr, 0)) == MINUS \ | |
2950 | && GET_CODE (XEXP (XEXP (addr, 0), 1)) == CONST \ | |
2951 | && GET_CODE (XEXP (XEXP (XEXP (addr, 0), 1), 0)) == MINUS \ | |
2952 | && XEXP (XEXP (XEXP (XEXP (addr, 0), 1), 0), 1) == pc_rtx) \ | |
2953 | { \ | |
2954 | addr = XEXP (addr, 0); \ | |
2955 | output_addr_const (FILE, XEXP (addr, 0)); \ | |
2956 | /* Group the args of the second CONST in parenthesis. */ \ | |
2957 | fputs ("-(", FILE); \ | |
2958 | /* Skip past the second CONST--it does nothing for us. */\ | |
2959 | output_addr_const (FILE, XEXP (XEXP (addr, 1), 0)); \ | |
2960 | /* Close the parenthesis. */ \ | |
2961 | fputc (')', FILE); \ | |
2962 | } \ | |
2963 | else \ | |
2964 | { \ | |
2965 | output_addr_const (FILE, addr); \ | |
2966 | } \ | |
2967 | } | |
2968 | ||
f7e0e539 DM |
2969 | /* Define the codes that are matched by predicates in sparc.c. */ |
2970 | ||
11301057 RH |
2971 | #define PREDICATE_CODES \ |
2972 | {"reg_or_0_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE}}, \ | |
84ea5bc1 | 2973 | {"const1_operand", {CONST_INT}}, \ |
11301057 | 2974 | {"fp_zero_operand", {CONST_DOUBLE}}, \ |
2a732575 | 2975 | {"fp_register_operand", {SUBREG, REG}}, \ |
11301057 RH |
2976 | {"intreg_operand", {SUBREG, REG}}, \ |
2977 | {"fcc_reg_operand", {REG}}, \ | |
0b82d204 | 2978 | {"fcc0_reg_operand", {REG}}, \ |
11301057 RH |
2979 | {"icc_or_fcc_reg_operand", {REG}}, \ |
2980 | {"restore_operand", {REG}}, \ | |
2981 | {"call_operand", {MEM}}, \ | |
2982 | {"call_operand_address", {SYMBOL_REF, LABEL_REF, CONST, CONST_DOUBLE, \ | |
2983 | ADDRESSOF, SUBREG, REG, PLUS, LO_SUM, CONST_INT}}, \ | |
6871dd65 | 2984 | {"symbolic_operand", {SYMBOL_REF, LABEL_REF, CONST}}, \ |
11301057 RH |
2985 | {"symbolic_memory_operand", {SUBREG, MEM}}, \ |
2986 | {"label_ref_operand", {LABEL_REF}}, \ | |
2987 | {"sp64_medium_pic_operand", {CONST}}, \ | |
2988 | {"data_segment_operand", {SYMBOL_REF, PLUS, CONST}}, \ | |
2989 | {"text_segment_operand", {LABEL_REF, SYMBOL_REF, PLUS, CONST}}, \ | |
2990 | {"reg_or_nonsymb_mem_operand", {SUBREG, REG, MEM}}, \ | |
2991 | {"splittable_symbolic_memory_operand", {MEM}}, \ | |
2992 | {"splittable_immediate_memory_operand", {MEM}}, \ | |
2993 | {"eq_or_neq", {EQ, NE}}, \ | |
2994 | {"normal_comp_operator", {GE, GT, LE, LT, GTU, LEU}}, \ | |
2995 | {"noov_compare_op", {NE, EQ, GE, GT, LE, LT, GEU, GTU, LEU, LTU}}, \ | |
0b82d204 | 2996 | {"noov_compare64_op", {NE, EQ, GE, GT, LE, LT, GEU, GTU, LEU, LTU}}, \ |
11301057 RH |
2997 | {"v9_regcmp_op", {EQ, NE, GE, LT, LE, GT}}, \ |
2998 | {"extend_op", {SIGN_EXTEND, ZERO_EXTEND}}, \ | |
2999 | {"cc_arithop", {AND, IOR, XOR}}, \ | |
3000 | {"cc_arithopn", {AND, IOR}}, \ | |
3001 | {"arith_operand", {SUBREG, REG, CONST_INT}}, \ | |
3002 | {"arith_add_operand", {SUBREG, REG, CONST_INT}}, \ | |
3003 | {"arith11_operand", {SUBREG, REG, CONST_INT}}, \ | |
3004 | {"arith10_operand", {SUBREG, REG, CONST_INT}}, \ | |
3005 | {"arith_double_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE}}, \ | |
3006 | {"arith_double_add_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE}}, \ | |
3007 | {"arith11_double_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE}}, \ | |
3008 | {"arith10_double_operand", {SUBREG, REG, CONST_INT, CONST_DOUBLE}}, \ | |
3009 | {"small_int", {CONST_INT}}, \ | |
3010 | {"small_int_or_double", {CONST_INT, CONST_DOUBLE}}, \ | |
3011 | {"uns_small_int", {CONST_INT}}, \ | |
3012 | {"uns_arith_operand", {SUBREG, REG, CONST_INT}}, \ | |
3013 | {"clobbered_register", {REG}}, \ | |
3014 | {"input_operand", {SUBREG, REG, CONST_INT, MEM, CONST}}, \ | |
11301057 RH |
3015 | {"const64_operand", {CONST_INT, CONST_DOUBLE}}, \ |
3016 | {"const64_high_operand", {CONST_INT, CONST_DOUBLE}}, | |
f7e0e539 | 3017 | |
27a36778 MS |
3018 | /* The number of Pmode words for the setjmp buffer. */ |
3019 | #define JMP_BUF_SIZE 12 | |
3020 | ||
59ba1a3a MS |
3021 | #define DONT_ACCESS_GBLS_AFTER_EPILOGUE (flag_pic) |
3022 |