]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/config/spu/spu-protos.h
Update copyright years.
[thirdparty/gcc.git] / gcc / config / spu / spu-protos.h
CommitLineData
f1717362 1/* Copyright (C) 2006-2016 Free Software Foundation, Inc.
644459d0 2
3 This file is free software; you can redistribute it and/or modify it under
4 the terms of the GNU General Public License as published by the Free
038d1e19 5 Software Foundation; either version 3 of the License, or (at your option)
644459d0 6 any later version.
7
8 This file is distributed in the hope that it will be useful, but WITHOUT
9 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
11 for more details.
12
13 You should have received a copy of the GNU General Public License
038d1e19 14 along with GCC; see the file COPYING3. If not see
15 <http://www.gnu.org/licenses/>. */
644459d0 16
17#ifndef _SPU_PROTOS_
18#define _SPU_PROTOS_
19
644459d0 20extern void spu_cpu_cpp_builtins (struct cpp_reader * pfile);
21extern void builtin_define_std (const char *);
8ddfcaa9 22extern void spu_c_common_override_options (void);
644459d0 23extern int valid_subreg (rtx op);
24extern void spu_expand_extv (rtx * ops, int unsignedp);
25extern void spu_expand_insv (rtx * ops);
26extern int spu_expand_block_move (rtx * ops);
74f4459c 27extern void spu_emit_branch_or_set (int is_set, rtx cmp, rtx * operands);
5474166e 28extern int spu_emit_vector_cond_expr (rtx, rtx, rtx, rtx, rtx, rtx);
644459d0 29extern HOST_WIDE_INT const_double_to_hwint (rtx x);
644459d0 30extern void print_operand_address (FILE * file, register rtx addr);
31extern void print_operand (FILE * file, rtx x, int code);
dea01258 32extern int spu_split_immediate (rtx * ops);
644459d0 33extern int spu_saved_regs_size (void);
34extern int direct_return (void);
35extern void spu_expand_prologue (void);
b62e30b8 36extern void spu_expand_epilogue (bool sibcall_p);
644459d0 37extern rtx spu_return_addr (int count, rtx frame);
017e2744 38
39#ifdef RTX_CODE
3754d046 40extern rtx hwint_to_const_double (machine_mode mode, HOST_WIDE_INT v);
41extern rtx spu_const (machine_mode mode, HOST_WIDE_INT val);
42extern rtx spu_const_from_ints (machine_mode mode,
5474166e 43 int a, int b, int c, int d);
842ae815 44extern rtx spu_float_const (const char *string,
3754d046 45 machine_mode mode);
46extern int immediate_load_p (rtx op, machine_mode mode);
47extern int logical_immediate_p (rtx op, machine_mode mode);
48extern int iohl_immediate_p (rtx op, machine_mode mode);
49extern int arith_immediate_p (rtx op, machine_mode mode,
644459d0 50 HOST_WIDE_INT low, HOST_WIDE_INT high);
3754d046 51extern bool exp2_immediate_p (rtx op, machine_mode mode, int low,
56c7bfc2 52 int high);
644459d0 53extern int spu_constant_address_p (rtx x);
3754d046 54extern bool spu_legitimate_constant_p (machine_mode, rtx);
644459d0 55extern int spu_initial_elimination_offset (int from, int to);
fb80456a 56extern rtx spu_function_value (const_tree type, const_tree func);
3754d046 57extern int spu_expand_mov (rtx * ops, machine_mode mode);
9d98604b 58extern int spu_split_load (rtx * ops);
59extern int spu_split_store (rtx * ops);
644459d0 60extern int fsmbi_const_p (rtx x);
3754d046 61extern int cpat_const_p (rtx x, machine_mode mode);
dea01258 62extern rtx gen_cpat_const (rtx * ops);
3754d046 63extern void constant_to_array (machine_mode mode, rtx x,
644459d0 64 unsigned char *arr);
3754d046 65extern rtx array_to_constant (machine_mode mode, const unsigned char *arr);
66extern rtx spu_gen_exp2 (machine_mode mode, rtx x);
644459d0 67extern void spu_allocate_stack (rtx op0, rtx op1);
68extern void spu_restore_stack_nonlocal (rtx op0, rtx op1);
cf31d486 69extern void spu_restore_stack_block (rtx op0, rtx op1);
3754d046 70extern rtx spu_gen_subreg (machine_mode mode, rtx x);
644459d0 71extern int spu_safe_dma(HOST_WIDE_INT channel);
72extern void spu_builtin_splats (rtx ops[]);
73extern void spu_builtin_extract (rtx ops[]);
74extern void spu_builtin_insert (rtx ops[]);
75extern void spu_builtin_promote (rtx ops[]);
644459d0 76extern void spu_expand_sign_extend (rtx ops[]);
77extern void spu_expand_vector_init (rtx target, rtx vals);
3754d046 78extern rtx spu_legitimize_reload_address (rtx, machine_mode, int, int);
39c0ba8b 79extern void spu_expand_atomic_op (enum rtx_code code, rtx mem, rtx val,
80 rtx orig_before, rtx orig_after);
017e2744 81#endif /* RTX_CODE */
82
5df189be 83extern void spu_init_expanders (void);
9d98604b 84extern void spu_split_convert (rtx *);
b3878a6c 85extern void spu_function_profiler (FILE *, int);
644459d0 86
87/* spu-c.c */
54e46243 88extern tree spu_resolve_overloaded_builtin (location_t, tree fndecl,
89 void *fnargs);
644459d0 90extern rtx spu_expand_builtin (tree exp, rtx target, rtx subtarget,
3754d046 91 machine_mode mode, int ignore);
92extern rtx spu_expand_builtin (tree, rtx, rtx, machine_mode, int);
644459d0 93
017e2744 94#endif /* _SPU_PROTOS_ */
95