]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/dce.c
Daily bump.
[thirdparty/gcc.git] / gcc / dce.c
CommitLineData
6fb5fa3c 1/* RTL dead code elimination.
2e0642cd 2 Copyright (C) 2005, 2006, 2007, 2008, 2009, 2010, 2011
d652f226 3 Free Software Foundation, Inc.
6fb5fa3c
DB
4
5This file is part of GCC.
6
7GCC is free software; you can redistribute it and/or modify it under
8the terms of the GNU General Public License as published by the Free
9dcd6f09 9Software Foundation; either version 3, or (at your option) any later
6fb5fa3c
DB
10version.
11
12GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13WARRANTY; without even the implied warranty of MERCHANTABILITY or
14FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
15for more details.
16
17You should have received a copy of the GNU General Public License
9dcd6f09
NC
18along with GCC; see the file COPYING3. If not see
19<http://www.gnu.org/licenses/>. */
6fb5fa3c
DB
20
21#include "config.h"
22#include "system.h"
23#include "coretypes.h"
24#include "hashtab.h"
25#include "tm.h"
26#include "rtl.h"
27#include "tree.h"
28#include "regs.h"
29#include "hard-reg-set.h"
30#include "flags.h"
35debead 31#include "except.h"
6fb5fa3c
DB
32#include "df.h"
33#include "cselib.h"
34#include "dce.h"
35#include "timevar.h"
36#include "tree-pass.h"
37#include "dbgcnt.h"
0196c95e 38#include "tm_p.h"
5936d944 39#include "emit-rtl.h" /* FIXME: Can go away once crtl is moved to rtl.h. */
6fb5fa3c 40
6fb5fa3c
DB
41
42/* -------------------------------------------------------------------------
43 Core mark/delete routines
44 ------------------------------------------------------------------------- */
45
2e6be65e
EB
46/* True if we are invoked while the df engine is running; in this case,
47 we don't want to reenter it. */
6fb5fa3c
DB
48static bool df_in_progress = false;
49
2da02156
EB
50/* True if we are allowed to alter the CFG in this pass. */
51static bool can_alter_cfg = false;
52
6fb5fa3c
DB
53/* Instructions that have been marked but whose dependencies have not
54 yet been processed. */
55static VEC(rtx,heap) *worklist;
56
2e6be65e
EB
57/* Bitmap of instructions marked as needed indexed by INSN_UID. */
58static sbitmap marked;
59
60/* Bitmap obstacks used for block processing by the fast algorithm. */
6fb5fa3c
DB
61static bitmap_obstack dce_blocks_bitmap_obstack;
62static bitmap_obstack dce_tmp_bitmap_obstack;
63
0196c95e 64static bool find_call_stack_args (rtx, bool, bool, bitmap);
6fb5fa3c 65
d4d7f1d1
RS
66/* A subroutine for which BODY is part of the instruction being tested;
67 either the top-level pattern, or an element of a PARALLEL. The
68 instruction is known not to be a bare USE or CLOBBER. */
6fb5fa3c
DB
69
70static bool
d4d7f1d1 71deletable_insn_p_1 (rtx body)
6fb5fa3c 72{
6cad9859 73 switch (GET_CODE (body))
6fb5fa3c 74 {
6fb5fa3c
DB
75 case PREFETCH:
76 case TRAP_IF:
77 /* The UNSPEC case was added here because the ia-64 claims that
78 USEs do not work after reload and generates UNSPECS rather
79 than USEs. Since dce is run after reload we need to avoid
80 deleting these even if they are dead. If it turns out that
81 USEs really do work after reload, the ia-64 should be
82 changed, and the UNSPEC case can be removed. */
83 case UNSPEC:
84 return false;
85
d4d7f1d1 86 default:
1d65f45c 87 return !volatile_refs_p (body);
d4d7f1d1
RS
88 }
89}
90
2e6be65e 91
d4d7f1d1
RS
92/* Return true if INSN is a normal instruction that can be deleted by
93 the DCE pass. */
94
95static bool
0196c95e 96deletable_insn_p (rtx insn, bool fast, bitmap arg_stores)
d4d7f1d1
RS
97{
98 rtx body, x;
99 int i;
100
5ba5ab9b
KZ
101 if (CALL_P (insn)
102 /* We cannot delete calls inside of the recursive dce because
103 this may cause basic blocks to be deleted and this messes up
104 the rest of the stack of optimization passes. */
105 && (!df_in_progress)
106 /* We cannot delete pure or const sibling calls because it is
107 hard to see the result. */
becfd6e5 108 && (!SIBLING_CALL_P (insn))
5ba5ab9b
KZ
109 /* We can delete dead const or pure calls as long as they do not
110 infinite loop. */
becfd6e5
KZ
111 && (RTL_CONST_OR_PURE_CALL_P (insn)
112 && !RTL_LOOPING_CONST_OR_PURE_CALL_P (insn)))
0196c95e 113 return find_call_stack_args (insn, false, fast, arg_stores);
becfd6e5 114
642d55de
EB
115 /* Don't delete jumps, notes and the like. */
116 if (!NONJUMP_INSN_P (insn))
117 return false;
118
2da02156
EB
119 /* Don't delete insns that may throw if we cannot do so. */
120 if (!(cfun->can_delete_dead_exceptions && can_alter_cfg)
121 && !insn_nothrow_p (insn))
642d55de
EB
122 return false;
123
d4d7f1d1
RS
124 body = PATTERN (insn);
125 switch (GET_CODE (body))
126 {
127 case USE:
b5b8b0ac 128 case VAR_LOCATION:
d4d7f1d1
RS
129 return false;
130
6fb5fa3c
DB
131 case CLOBBER:
132 if (fast)
133 {
134 /* A CLOBBER of a dead pseudo register serves no purpose.
135 That is not necessarily true for hard registers until
136 after reload. */
6cad9859 137 x = XEXP (body, 0);
6fb5fa3c
DB
138 return REG_P (x) && (!HARD_REGISTER_P (x) || reload_completed);
139 }
d4d7f1d1 140 else
6fb5fa3c
DB
141 /* Because of the way that use-def chains are built, it is not
142 possible to tell if the clobber is dead because it can
143 never be the target of a use-def chain. */
144 return false;
145
6cad9859 146 case PARALLEL:
d4d7f1d1
RS
147 for (i = XVECLEN (body, 0) - 1; i >= 0; i--)
148 if (!deletable_insn_p_1 (XVECEXP (body, 0, i)))
149 return false;
150 return true;
6cad9859 151
6fb5fa3c 152 default:
d4d7f1d1 153 return deletable_insn_p_1 (body);
6fb5fa3c
DB
154 }
155}
156
157
2e6be65e 158/* Return true if INSN has been marked as needed. */
6fb5fa3c
DB
159
160static inline int
161marked_insn_p (rtx insn)
162{
50e94c7e
SB
163 /* Artificial defs are always needed and they do not have an insn.
164 We should never see them here. */
165 gcc_assert (insn);
166 return TEST_BIT (marked, INSN_UID (insn));
6fb5fa3c
DB
167}
168
169
170/* If INSN has not yet been marked as needed, mark it now, and add it to
171 the worklist. */
172
173static void
174mark_insn (rtx insn, bool fast)
175{
176 if (!marked_insn_p (insn))
177 {
178 if (!fast)
179 VEC_safe_push (rtx, heap, worklist, insn);
180 SET_BIT (marked, INSN_UID (insn));
181 if (dump_file)
182 fprintf (dump_file, " Adding insn %d to worklist\n", INSN_UID (insn));
0196c95e
JJ
183 if (CALL_P (insn)
184 && !df_in_progress
185 && !SIBLING_CALL_P (insn)
186 && (RTL_CONST_OR_PURE_CALL_P (insn)
187 && !RTL_LOOPING_CONST_OR_PURE_CALL_P (insn)))
188 find_call_stack_args (insn, true, fast, NULL);
6fb5fa3c
DB
189 }
190}
191
192
193/* A note_stores callback used by mark_nonreg_stores. DATA is the
194 instruction containing DEST. */
195
196static void
7bc980e1 197mark_nonreg_stores_1 (rtx dest, const_rtx pattern, void *data)
6fb5fa3c
DB
198{
199 if (GET_CODE (pattern) != CLOBBER && !REG_P (dest))
200 mark_insn ((rtx) data, true);
201}
202
203
204/* A note_stores callback used by mark_nonreg_stores. DATA is the
205 instruction containing DEST. */
206
207static void
7bc980e1 208mark_nonreg_stores_2 (rtx dest, const_rtx pattern, void *data)
6fb5fa3c
DB
209{
210 if (GET_CODE (pattern) != CLOBBER && !REG_P (dest))
211 mark_insn ((rtx) data, false);
212}
213
214
215/* Mark INSN if BODY stores to a non-register destination. */
216
217static void
218mark_nonreg_stores (rtx body, rtx insn, bool fast)
219{
220 if (fast)
221 note_stores (body, mark_nonreg_stores_1, insn);
222 else
223 note_stores (body, mark_nonreg_stores_2, insn);
224}
225
226
2e0642cd
JJ
227/* Return true if store to MEM, starting OFF bytes from stack pointer,
228 is a call argument store, and clear corresponding bits from SP_BYTES
229 bitmap if it is. */
230
231static bool
232check_argument_store (rtx mem, HOST_WIDE_INT off, HOST_WIDE_INT min_sp_off,
233 HOST_WIDE_INT max_sp_off, bitmap sp_bytes)
234{
235 HOST_WIDE_INT byte;
236 for (byte = off; byte < off + GET_MODE_SIZE (GET_MODE (mem)); byte++)
237 {
238 if (byte < min_sp_off
239 || byte >= max_sp_off
240 || !bitmap_clear_bit (sp_bytes, byte - min_sp_off))
241 return false;
242 }
243 return true;
244}
245
246
0196c95e
JJ
247/* Try to find all stack stores of CALL_INSN arguments if
248 ACCUMULATE_OUTGOING_ARGS. If all stack stores have been found
249 and it is therefore safe to eliminate the call, return true,
250 otherwise return false. This function should be first called
251 with DO_MARK false, and only when the CALL_INSN is actually
252 going to be marked called again with DO_MARK true. */
253
254static bool
255find_call_stack_args (rtx call_insn, bool do_mark, bool fast,
256 bitmap arg_stores)
257{
258 rtx p, insn, prev_insn;
259 bool ret;
260 HOST_WIDE_INT min_sp_off, max_sp_off;
261 bitmap sp_bytes;
262
263 gcc_assert (CALL_P (call_insn));
264 if (!ACCUMULATE_OUTGOING_ARGS)
265 return true;
266
267 if (!do_mark)
268 {
269 gcc_assert (arg_stores);
270 bitmap_clear (arg_stores);
271 }
272
273 min_sp_off = INTTYPE_MAXIMUM (HOST_WIDE_INT);
274 max_sp_off = 0;
275
276 /* First determine the minimum and maximum offset from sp for
277 stored arguments. */
278 for (p = CALL_INSN_FUNCTION_USAGE (call_insn); p; p = XEXP (p, 1))
279 if (GET_CODE (XEXP (p, 0)) == USE
280 && MEM_P (XEXP (XEXP (p, 0), 0)))
281 {
f5541398
RS
282 rtx mem = XEXP (XEXP (p, 0), 0), addr;
283 HOST_WIDE_INT off = 0, size;
284 if (!MEM_SIZE_KNOWN_P (mem))
0196c95e 285 return false;
f5541398 286 size = MEM_SIZE (mem);
0196c95e
JJ
287 addr = XEXP (mem, 0);
288 if (GET_CODE (addr) == PLUS
289 && REG_P (XEXP (addr, 0))
290 && CONST_INT_P (XEXP (addr, 1)))
291 {
292 off = INTVAL (XEXP (addr, 1));
293 addr = XEXP (addr, 0);
294 }
295 if (addr != stack_pointer_rtx)
296 {
297 if (!REG_P (addr))
298 return false;
299 /* If not fast, use chains to see if addr wasn't set to
300 sp + offset. */
301 if (!fast)
302 {
303 df_ref *use_rec;
304 struct df_link *defs;
305 rtx set;
306
307 for (use_rec = DF_INSN_USES (call_insn); *use_rec; use_rec++)
308 if (rtx_equal_p (addr, DF_REF_REG (*use_rec)))
309 break;
310
311 if (*use_rec == NULL)
312 return false;
313
314 for (defs = DF_REF_CHAIN (*use_rec); defs; defs = defs->next)
315 if (! DF_REF_IS_ARTIFICIAL (defs->ref))
316 break;
317
318 if (defs == NULL)
319 return false;
320
321 set = single_set (DF_REF_INSN (defs->ref));
322 if (!set)
323 return false;
324
325 if (GET_CODE (SET_SRC (set)) != PLUS
326 || XEXP (SET_SRC (set), 0) != stack_pointer_rtx
327 || !CONST_INT_P (XEXP (SET_SRC (set), 1)))
328 return false;
329
330 off += INTVAL (XEXP (SET_SRC (set), 1));
331 }
332 else
333 return false;
334 }
335 min_sp_off = MIN (min_sp_off, off);
f5541398 336 max_sp_off = MAX (max_sp_off, off + size);
0196c95e
JJ
337 }
338
339 if (min_sp_off >= max_sp_off)
340 return true;
341 sp_bytes = BITMAP_ALLOC (NULL);
342
343 /* Set bits in SP_BYTES bitmap for bytes relative to sp + min_sp_off
344 which contain arguments. Checking has been done in the previous
345 loop. */
346 for (p = CALL_INSN_FUNCTION_USAGE (call_insn); p; p = XEXP (p, 1))
347 if (GET_CODE (XEXP (p, 0)) == USE
348 && MEM_P (XEXP (XEXP (p, 0), 0)))
349 {
350 rtx mem = XEXP (XEXP (p, 0), 0), addr;
351 HOST_WIDE_INT off = 0, byte;
352 addr = XEXP (mem, 0);
353 if (GET_CODE (addr) == PLUS
354 && REG_P (XEXP (addr, 0))
355 && CONST_INT_P (XEXP (addr, 1)))
356 {
357 off = INTVAL (XEXP (addr, 1));
358 addr = XEXP (addr, 0);
359 }
360 if (addr != stack_pointer_rtx)
361 {
362 df_ref *use_rec;
363 struct df_link *defs;
364 rtx set;
365
366 for (use_rec = DF_INSN_USES (call_insn); *use_rec; use_rec++)
367 if (rtx_equal_p (addr, DF_REF_REG (*use_rec)))
368 break;
369
370 for (defs = DF_REF_CHAIN (*use_rec); defs; defs = defs->next)
371 if (! DF_REF_IS_ARTIFICIAL (defs->ref))
372 break;
373
374 set = single_set (DF_REF_INSN (defs->ref));
375 off += INTVAL (XEXP (SET_SRC (set), 1));
376 }
f5541398 377 for (byte = off; byte < off + MEM_SIZE (mem); byte++)
0196c95e 378 {
821bb7f8
RG
379 if (!bitmap_set_bit (sp_bytes, byte - min_sp_off))
380 gcc_unreachable ();
0196c95e
JJ
381 }
382 }
383
384 /* Walk backwards, looking for argument stores. The search stops
750900db 385 when seeing another call, sp adjustment or memory store other than
0196c95e
JJ
386 argument store. */
387 ret = false;
388 for (insn = PREV_INSN (call_insn); insn; insn = prev_insn)
389 {
390 rtx set, mem, addr;
2e0642cd 391 HOST_WIDE_INT off;
0196c95e
JJ
392
393 if (insn == BB_HEAD (BLOCK_FOR_INSN (call_insn)))
394 prev_insn = NULL_RTX;
395 else
396 prev_insn = PREV_INSN (insn);
397
398 if (CALL_P (insn))
399 break;
400
2e0642cd 401 if (!NONDEBUG_INSN_P (insn))
0196c95e
JJ
402 continue;
403
404 set = single_set (insn);
405 if (!set || SET_DEST (set) == stack_pointer_rtx)
406 break;
407
408 if (!MEM_P (SET_DEST (set)))
409 continue;
410
411 mem = SET_DEST (set);
412 addr = XEXP (mem, 0);
413 off = 0;
414 if (GET_CODE (addr) == PLUS
415 && REG_P (XEXP (addr, 0))
416 && CONST_INT_P (XEXP (addr, 1)))
417 {
418 off = INTVAL (XEXP (addr, 1));
419 addr = XEXP (addr, 0);
420 }
421 if (addr != stack_pointer_rtx)
422 {
423 if (!REG_P (addr))
424 break;
425 if (!fast)
426 {
427 df_ref *use_rec;
428 struct df_link *defs;
429 rtx set;
430
431 for (use_rec = DF_INSN_USES (insn); *use_rec; use_rec++)
432 if (rtx_equal_p (addr, DF_REF_REG (*use_rec)))
433 break;
434
435 if (*use_rec == NULL)
436 break;
437
438 for (defs = DF_REF_CHAIN (*use_rec); defs; defs = defs->next)
439 if (! DF_REF_IS_ARTIFICIAL (defs->ref))
440 break;
441
442 if (defs == NULL)
443 break;
444
445 set = single_set (DF_REF_INSN (defs->ref));
446 if (!set)
447 break;
448
449 if (GET_CODE (SET_SRC (set)) != PLUS
450 || XEXP (SET_SRC (set), 0) != stack_pointer_rtx
451 || !CONST_INT_P (XEXP (SET_SRC (set), 1)))
452 break;
453
454 off += INTVAL (XEXP (SET_SRC (set), 1));
455 }
456 else
457 break;
458 }
459
2e0642cd
JJ
460 if (GET_MODE_SIZE (GET_MODE (mem)) == 0
461 || !check_argument_store (mem, off, min_sp_off,
462 max_sp_off, sp_bytes))
0196c95e
JJ
463 break;
464
0196c95e
JJ
465 if (!deletable_insn_p (insn, fast, NULL))
466 break;
467
468 if (do_mark)
469 mark_insn (insn, fast);
470 else
471 bitmap_set_bit (arg_stores, INSN_UID (insn));
472
473 if (bitmap_empty_p (sp_bytes))
474 {
475 ret = true;
476 break;
477 }
478 }
479
480 BITMAP_FREE (sp_bytes);
481 if (!ret && arg_stores)
482 bitmap_clear (arg_stores);
483
484 return ret;
485}
486
487
885c9b5d
EB
488/* Remove all REG_EQUAL and REG_EQUIV notes referring to the registers INSN
489 writes to. */
6fb5fa3c
DB
490
491static void
885c9b5d 492remove_reg_equal_equiv_notes_for_defs (rtx insn)
6fb5fa3c 493{
57512f53 494 df_ref *def_rec;
885c9b5d 495
6fb5fa3c 496 for (def_rec = DF_INSN_DEFS (insn); *def_rec; def_rec++)
885c9b5d 497 remove_reg_equal_equiv_notes_for_regno (DF_REF_REGNO (*def_rec));
6fb5fa3c
DB
498}
499
a7a110bb
AO
500/* Scan all BBs for debug insns and reset those that reference values
501 defined in unmarked insns. */
502
503static void
504reset_unmarked_insns_debug_uses (void)
505{
506 basic_block bb;
507 rtx insn, next;
508
509 FOR_EACH_BB_REVERSE (bb)
510 FOR_BB_INSNS_REVERSE_SAFE (bb, insn, next)
511 if (DEBUG_INSN_P (insn))
512 {
513 df_ref *use_rec;
514
515 for (use_rec = DF_INSN_USES (insn); *use_rec; use_rec++)
516 {
517 df_ref use = *use_rec;
518 struct df_link *defs;
519 for (defs = DF_REF_CHAIN (use); defs; defs = defs->next)
520 {
8ced31fe 521 rtx ref_insn;
a7a110bb
AO
522 if (DF_REF_IS_ARTIFICIAL (defs->ref))
523 continue;
8ced31fe
JJ
524 ref_insn = DF_REF_INSN (defs->ref);
525 if (!marked_insn_p (ref_insn))
a7a110bb
AO
526 break;
527 }
528 if (!defs)
529 continue;
530 /* ??? FIXME could we propagate the values assigned to
531 each of the DEFs? */
532 INSN_VAR_LOCATION_LOC (insn) = gen_rtx_UNKNOWN_VAR_LOC ();
533 df_insn_rescan_debug_internal (insn);
8ced31fe 534 break;
a7a110bb
AO
535 }
536 }
537}
6fb5fa3c 538
9ed7b221 539/* Delete every instruction that hasn't been marked. */
6fb5fa3c
DB
540
541static void
542delete_unmarked_insns (void)
543{
544 basic_block bb;
545 rtx insn, next;
5ba5ab9b 546 bool must_clean = false;
6fb5fa3c 547
cd3f1729
KZ
548 FOR_EACH_BB_REVERSE (bb)
549 FOR_BB_INSNS_REVERSE_SAFE (bb, insn, next)
a7a110bb 550 if (NONDEBUG_INSN_P (insn))
6fb5fa3c 551 {
9ed7b221 552 /* Always delete no-op moves. */
6fb5fa3c 553 if (noop_move_p (insn))
9ed7b221
EB
554 ;
555
9ed7b221 556 /* Otherwise rely only on the DCE algorithm. */
6fb5fa3c
DB
557 else if (marked_insn_p (insn))
558 continue;
559
cd3f1729
KZ
560 /* Beware that reaching a dbg counter limit here can result
561 in miscompiled file. This occurs when a group of insns
562 must be deleted together, typically because the kept insn
563 depends on the output from the deleted insn. Deleting
564 this insns in reverse order (both at the bb level and
565 when looking at the blocks) minimizes this, but does not
566 eliminate it, since it is possible for the using insn to
567 be top of a block and the producer to be at the bottom of
568 the block. However, in most cases this will only result
569 in an uninitialized use of an insn that is dead anyway.
570
571 However, there is one rare case that will cause a
572 miscompile: deletion of non-looping pure and constant
573 calls on a machine where ACCUMULATE_OUTGOING_ARGS is true.
574 In this case it is possible to remove the call, but leave
575 the argument pushes to the stack. Because of the changes
576 to the stack pointer, this will almost always lead to a
577 miscompile. */
6fb5fa3c
DB
578 if (!dbg_cnt (dce))
579 continue;
580
581 if (dump_file)
582 fprintf (dump_file, "DCE: Deleting insn %d\n", INSN_UID (insn));
583
885c9b5d 584 /* Before we delete the insn we have to remove the REG_EQUAL notes
9ed7b221 585 for the destination regs in order to avoid dangling notes. */
885c9b5d 586 remove_reg_equal_equiv_notes_for_defs (insn);
6fb5fa3c 587
5ba5ab9b
KZ
588 /* If a pure or const call is deleted, this may make the cfg
589 have unreachable blocks. We rememeber this and call
590 delete_unreachable_blocks at the end. */
591 if (CALL_P (insn))
592 must_clean = true;
593
9ed7b221 594 /* Now delete the insn. */
6fb5fa3c 595 delete_insn_and_edges (insn);
6fb5fa3c 596 }
5ba5ab9b
KZ
597
598 /* Deleted a pure or const call. */
599 if (must_clean)
600 delete_unreachable_blocks ();
6fb5fa3c
DB
601}
602
603
6fb5fa3c
DB
604/* Go through the instructions and mark those whose necessity is not
605 dependent on inter-instruction information. Make sure all other
606 instructions are not marked. */
607
608static void
609prescan_insns_for_dce (bool fast)
610{
611 basic_block bb;
0196c95e
JJ
612 rtx insn, prev;
613 bitmap arg_stores = NULL;
614
6fb5fa3c
DB
615 if (dump_file)
616 fprintf (dump_file, "Finding needed instructions:\n");
0196c95e
JJ
617
618 if (!df_in_progress && ACCUMULATE_OUTGOING_ARGS)
619 arg_stores = BITMAP_ALLOC (NULL);
620
6fb5fa3c 621 FOR_EACH_BB (bb)
0196c95e
JJ
622 {
623 FOR_BB_INSNS_REVERSE_SAFE (bb, insn, prev)
a7a110bb 624 if (NONDEBUG_INSN_P (insn))
0196c95e
JJ
625 {
626 /* Don't mark argument stores now. They will be marked
627 if needed when the associated CALL is marked. */
628 if (arg_stores && bitmap_bit_p (arg_stores, INSN_UID (insn)))
629 continue;
630 if (deletable_insn_p (insn, fast, arg_stores))
631 mark_nonreg_stores (PATTERN (insn), insn, fast);
632 else
633 mark_insn (insn, fast);
634 }
635 /* find_call_stack_args only looks at argument stores in the
636 same bb. */
637 if (arg_stores)
638 bitmap_clear (arg_stores);
639 }
640
641 if (arg_stores)
642 BITMAP_FREE (arg_stores);
6fb5fa3c
DB
643
644 if (dump_file)
645 fprintf (dump_file, "Finished finding needed instructions:\n");
646}
647
648
649/* UD-based DSE routines. */
650
6ed3da00 651/* Mark instructions that define artificially-used registers, such as
6fb5fa3c
DB
652 the frame pointer and the stack pointer. */
653
654static void
655mark_artificial_uses (void)
656{
657 basic_block bb;
658 struct df_link *defs;
57512f53 659 df_ref *use_rec;
6fb5fa3c
DB
660
661 FOR_ALL_BB (bb)
662 {
b8698a0f 663 for (use_rec = df_get_artificial_uses (bb->index);
6fb5fa3c
DB
664 *use_rec; use_rec++)
665 for (defs = DF_REF_CHAIN (*use_rec); defs; defs = defs->next)
50e94c7e
SB
666 if (! DF_REF_IS_ARTIFICIAL (defs->ref))
667 mark_insn (DF_REF_INSN (defs->ref), false);
6fb5fa3c
DB
668 }
669}
670
2e6be65e 671
6fb5fa3c
DB
672/* Mark every instruction that defines a register value that INSN uses. */
673
674static void
675mark_reg_dependencies (rtx insn)
676{
677 struct df_link *defs;
57512f53 678 df_ref *use_rec;
6fb5fa3c 679
b5b8b0ac
AO
680 if (DEBUG_INSN_P (insn))
681 return;
682
6fb5fa3c
DB
683 for (use_rec = DF_INSN_USES (insn); *use_rec; use_rec++)
684 {
57512f53 685 df_ref use = *use_rec;
6fb5fa3c
DB
686 if (dump_file)
687 {
688 fprintf (dump_file, "Processing use of ");
689 print_simple_rtl (dump_file, DF_REF_REG (use));
690 fprintf (dump_file, " in insn %d:\n", INSN_UID (insn));
691 }
692 for (defs = DF_REF_CHAIN (use); defs; defs = defs->next)
50e94c7e
SB
693 if (! DF_REF_IS_ARTIFICIAL (defs->ref))
694 mark_insn (DF_REF_INSN (defs->ref), false);
6fb5fa3c
DB
695 }
696}
697
698
2e6be65e
EB
699/* Initialize global variables for a new DCE pass. */
700
6fb5fa3c 701static void
2e6be65e
EB
702init_dce (bool fast)
703{
704 if (!df_in_progress)
705 {
706 if (!fast)
707 df_chain_add_problem (DF_UD_CHAIN);
708 df_analyze ();
709 }
710
711 if (dump_file)
712 df_dump (dump_file);
713
714 if (fast)
715 {
716 bitmap_obstack_initialize (&dce_blocks_bitmap_obstack);
717 bitmap_obstack_initialize (&dce_tmp_bitmap_obstack);
2da02156 718 can_alter_cfg = false;
2e6be65e 719 }
2da02156
EB
720 else
721 can_alter_cfg = true;
2e6be65e
EB
722
723 marked = sbitmap_alloc (get_max_uid () + 1);
724 sbitmap_zero (marked);
725}
726
727
728/* Free the data allocated by init_dce. */
729
730static void
731fini_dce (bool fast)
6fb5fa3c
DB
732{
733 sbitmap_free (marked);
2e6be65e
EB
734
735 if (fast)
736 {
737 bitmap_obstack_release (&dce_blocks_bitmap_obstack);
738 bitmap_obstack_release (&dce_tmp_bitmap_obstack);
739 }
6fb5fa3c
DB
740}
741
742
743/* UD-chain based DCE. */
744
745static unsigned int
746rest_of_handle_ud_dce (void)
747{
748 rtx insn;
749
6fb5fa3c
DB
750 init_dce (false);
751
752 prescan_insns_for_dce (false);
753 mark_artificial_uses ();
754 while (VEC_length (rtx, worklist) > 0)
755 {
756 insn = VEC_pop (rtx, worklist);
757 mark_reg_dependencies (insn);
758 }
cf975747 759 VEC_free (rtx, heap, worklist);
2e6be65e 760
a7a110bb
AO
761 if (MAY_HAVE_DEBUG_INSNS)
762 reset_unmarked_insns_debug_uses ();
763
6fb5fa3c
DB
764 /* Before any insns are deleted, we must remove the chains since
765 they are not bidirectional. */
766 df_remove_problem (df_chain);
767 delete_unmarked_insns ();
768
2e6be65e 769 fini_dce (false);
6fb5fa3c
DB
770 return 0;
771}
772
773
774static bool
775gate_ud_dce (void)
776{
7d817ebc
DE
777 return optimize > 1 && flag_dce
778 && dbg_cnt (dce_ud);
6fb5fa3c
DB
779}
780
8ddbbcae 781struct rtl_opt_pass pass_ud_rtl_dce =
6fb5fa3c 782{
8ddbbcae
JH
783 {
784 RTL_PASS,
5f57dccb 785 "ud_dce", /* name */
e0a42b0f
ZC
786 gate_ud_dce, /* gate */
787 rest_of_handle_ud_dce, /* execute */
6fb5fa3c
DB
788 NULL, /* sub */
789 NULL, /* next */
790 0, /* static_pass_number */
791 TV_DCE, /* tv_id */
792 0, /* properties_required */
793 0, /* properties_provided */
794 0, /* properties_destroyed */
795 0, /* todo_flags_start */
a36b8a1e 796 TODO_df_finish | TODO_verify_rtl_sharing |
8ddbbcae
JH
797 TODO_ggc_collect /* todo_flags_finish */
798 }
6fb5fa3c
DB
799};
800
2e6be65e 801
6fb5fa3c
DB
802/* -------------------------------------------------------------------------
803 Fast DCE functions
804 ------------------------------------------------------------------------- */
805
cc806ac1
RS
806/* Process basic block BB. Return true if the live_in set has
807 changed. REDO_OUT is true if the info at the bottom of the block
808 needs to be recalculated before starting. AU is the proper set of
809 artificial uses. */
6fb5fa3c
DB
810
811static bool
8d074192 812word_dce_process_block (basic_block bb, bool redo_out)
6fb5fa3c
DB
813{
814 bitmap local_live = BITMAP_ALLOC (&dce_tmp_bitmap_obstack);
815 rtx insn;
816 bool block_changed;
1adbb361 817 struct dead_debug debug;
6fb5fa3c
DB
818
819 if (redo_out)
820 {
821 /* Need to redo the live_out set of this block if when one of
822 the succs of this block has had a change in it live in
823 set. */
824 edge e;
825 edge_iterator ei;
8d074192
BS
826 df_confluence_function_n con_fun_n = df_word_lr->problem->con_fun_n;
827 bitmap_clear (DF_WORD_LR_OUT (bb));
6fb5fa3c
DB
828 FOR_EACH_EDGE (e, ei, bb->succs)
829 (*con_fun_n) (e);
830 }
831
832 if (dump_file)
833 {
834 fprintf (dump_file, "processing block %d live out = ", bb->index);
8d074192 835 df_print_word_regset (dump_file, DF_WORD_LR_OUT (bb));
6fb5fa3c
DB
836 }
837
8d074192 838 bitmap_copy (local_live, DF_WORD_LR_OUT (bb));
1adbb361 839 dead_debug_init (&debug, NULL);
cc806ac1
RS
840
841 FOR_BB_INSNS_REVERSE (bb, insn)
1adbb361
AO
842 if (DEBUG_INSN_P (insn))
843 {
844 df_ref *use_rec;
845 for (use_rec = DF_INSN_USES (insn); *use_rec; use_rec++)
846 if (DF_REF_REGNO (*use_rec) >= FIRST_PSEUDO_REGISTER
847 && (GET_MODE_SIZE (GET_MODE (DF_REF_REAL_REG (*use_rec)))
848 == 2 * UNITS_PER_WORD)
849 && !bitmap_bit_p (local_live, 2 * DF_REF_REGNO (*use_rec))
850 && !bitmap_bit_p (local_live, 2 * DF_REF_REGNO (*use_rec) + 1))
0951ac86 851 dead_debug_add (&debug, *use_rec, DF_REF_REGNO (*use_rec));
1adbb361
AO
852 }
853 else if (INSN_P (insn))
cc806ac1 854 {
8d074192 855 bool any_changed;
1adbb361 856
cc806ac1
RS
857 /* No matter if the instruction is needed or not, we remove
858 any regno in the defs from the live set. */
8d074192
BS
859 any_changed = df_word_lr_simulate_defs (insn, local_live);
860 if (any_changed)
861 mark_insn (insn, true);
cc806ac1
RS
862
863 /* On the other hand, we do not allow the dead uses to set
864 anything in local_live. */
865 if (marked_insn_p (insn))
8d074192 866 df_word_lr_simulate_uses (insn, local_live);
39bc0f01
AO
867 /* Insert debug temps for dead REGs used in subsequent debug
868 insns. */
869 else if (debug.used && !bitmap_empty_p (debug.used))
1adbb361
AO
870 {
871 df_ref *def_rec;
872
873 for (def_rec = DF_INSN_DEFS (insn); *def_rec; def_rec++)
874 dead_debug_insert_temp (&debug, DF_REF_REGNO (*def_rec), insn,
875 DEBUG_TEMP_BEFORE_WITH_VALUE);
876 }
877
cc806ac1
RS
878 if (dump_file)
879 {
b8698a0f 880 fprintf (dump_file, "finished processing insn %d live out = ",
cc806ac1 881 INSN_UID (insn));
8d074192 882 df_print_word_regset (dump_file, local_live);
cc806ac1
RS
883 }
884 }
b8698a0f 885
8d074192 886 block_changed = !bitmap_equal_p (local_live, DF_WORD_LR_IN (bb));
cc806ac1 887 if (block_changed)
8d074192
BS
888 bitmap_copy (DF_WORD_LR_IN (bb), local_live);
889
1adbb361 890 dead_debug_finish (&debug, NULL);
cc806ac1
RS
891 BITMAP_FREE (local_live);
892 return block_changed;
893}
894
895
896/* Process basic block BB. Return true if the live_in set has
897 changed. REDO_OUT is true if the info at the bottom of the block
898 needs to be recalculated before starting. AU is the proper set of
899 artificial uses. */
900
901static bool
902dce_process_block (basic_block bb, bool redo_out, bitmap au)
903{
904 bitmap local_live = BITMAP_ALLOC (&dce_tmp_bitmap_obstack);
905 rtx insn;
906 bool block_changed;
57512f53 907 df_ref *def_rec;
1adbb361 908 struct dead_debug debug;
6fb5fa3c 909
cc806ac1 910 if (redo_out)
6fb5fa3c 911 {
cc806ac1
RS
912 /* Need to redo the live_out set of this block if when one of
913 the succs of this block has had a change in it live in
914 set. */
915 edge e;
916 edge_iterator ei;
917 df_confluence_function_n con_fun_n = df_lr->problem->con_fun_n;
918 bitmap_clear (DF_LR_OUT (bb));
919 FOR_EACH_EDGE (e, ei, bb->succs)
920 (*con_fun_n) (e);
6fb5fa3c
DB
921 }
922
cc806ac1 923 if (dump_file)
6fb5fa3c 924 {
fafe34f9 925 fprintf (dump_file, "processing block %d lr out = ", bb->index);
cc806ac1 926 df_print_regset (dump_file, DF_LR_OUT (bb));
6fb5fa3c
DB
927 }
928
cc806ac1
RS
929 bitmap_copy (local_live, DF_LR_OUT (bb));
930
02b47899 931 df_simulate_initialize_backwards (bb, local_live);
1adbb361 932 dead_debug_init (&debug, NULL);
541d3103 933
6fb5fa3c 934 FOR_BB_INSNS_REVERSE (bb, insn)
1adbb361
AO
935 if (DEBUG_INSN_P (insn))
936 {
937 df_ref *use_rec;
938 for (use_rec = DF_INSN_USES (insn); *use_rec; use_rec++)
939 if (!bitmap_bit_p (local_live, DF_REF_REGNO (*use_rec))
940 && !bitmap_bit_p (au, DF_REF_REGNO (*use_rec)))
0951ac86 941 dead_debug_add (&debug, *use_rec, DF_REF_REGNO (*use_rec));
1adbb361
AO
942 }
943 else if (INSN_P (insn))
6fb5fa3c 944 {
f251709a 945 bool needed = marked_insn_p (insn);
9ed7b221
EB
946
947 /* The insn is needed if there is someone who uses the output. */
f251709a
JH
948 if (!needed)
949 for (def_rec = DF_INSN_DEFS (insn); *def_rec; def_rec++)
39bc0f01
AO
950 if (bitmap_bit_p (local_live, DF_REF_REGNO (*def_rec))
951 || bitmap_bit_p (au, DF_REF_REGNO (*def_rec)))
952 {
953 needed = true;
954 mark_insn (insn, true);
955 break;
956 }
b8698a0f 957
6fb5fa3c
DB
958 /* No matter if the instruction is needed or not, we remove
959 any regno in the defs from the live set. */
960 df_simulate_defs (insn, local_live);
961
962 /* On the other hand, we do not allow the dead uses to set
963 anything in local_live. */
f251709a 964 if (needed)
6fb5fa3c 965 df_simulate_uses (insn, local_live);
39bc0f01
AO
966 /* Insert debug temps for dead REGs used in subsequent debug
967 insns. */
968 else if (debug.used && !bitmap_empty_p (debug.used))
969 for (def_rec = DF_INSN_DEFS (insn); *def_rec; def_rec++)
970 dead_debug_insert_temp (&debug, DF_REF_REGNO (*def_rec), insn,
971 DEBUG_TEMP_BEFORE_WITH_VALUE);
6fb5fa3c 972 }
b8698a0f 973
1adbb361 974 dead_debug_finish (&debug, NULL);
02b47899 975 df_simulate_finalize_backwards (bb, local_live);
6fb5fa3c
DB
976
977 block_changed = !bitmap_equal_p (local_live, DF_LR_IN (bb));
978 if (block_changed)
979 bitmap_copy (DF_LR_IN (bb), local_live);
980
981 BITMAP_FREE (local_live);
982 return block_changed;
983}
984
2e6be65e 985
8d074192
BS
986/* Perform fast DCE once initialization is done. If WORD_LEVEL is
987 true, use the word level dce, otherwise do it at the pseudo
cc806ac1 988 level. */
2e6be65e 989
6fb5fa3c 990static void
8d074192 991fast_dce (bool word_level)
6fb5fa3c
DB
992{
993 int *postorder = df_get_postorder (DF_BACKWARD);
994 int n_blocks = df_get_n_blocks (DF_BACKWARD);
6fb5fa3c
DB
995 /* The set of blocks that have been seen on this iteration. */
996 bitmap processed = BITMAP_ALLOC (&dce_blocks_bitmap_obstack);
997 /* The set of blocks that need to have the out vectors reset because
998 the in of one of their successors has changed. */
999 bitmap redo_out = BITMAP_ALLOC (&dce_blocks_bitmap_obstack);
1000 bitmap all_blocks = BITMAP_ALLOC (&dce_blocks_bitmap_obstack);
1001 bool global_changed = true;
cc806ac1
RS
1002
1003 /* These regs are considered always live so if they end up dying
1004 because of some def, we need to bring the back again. Calling
1005 df_simulate_fixup_sets has the disadvantage of calling
1006 bb_has_eh_pred once per insn, so we cache the information
1007 here. */
a7e3698d
JH
1008 bitmap au = &df->regular_block_artificial_uses;
1009 bitmap au_eh = &df->eh_block_artificial_uses;
9ed7b221 1010 int i;
6fb5fa3c
DB
1011
1012 prescan_insns_for_dce (true);
1013
1014 for (i = 0; i < n_blocks; i++)
1015 bitmap_set_bit (all_blocks, postorder[i]);
1016
1017 while (global_changed)
1018 {
1019 global_changed = false;
9ed7b221 1020
6fb5fa3c
DB
1021 for (i = 0; i < n_blocks; i++)
1022 {
1023 int index = postorder[i];
1024 basic_block bb = BASIC_BLOCK (index);
1025 bool local_changed;
1026
1027 if (index < NUM_FIXED_BLOCKS)
1028 {
1029 bitmap_set_bit (processed, index);
1030 continue;
1031 }
1032
8d074192 1033 if (word_level)
b8698a0f 1034 local_changed
8d074192 1035 = word_dce_process_block (bb, bitmap_bit_p (redo_out, index));
cc806ac1 1036 else
b8698a0f 1037 local_changed
cc806ac1
RS
1038 = dce_process_block (bb, bitmap_bit_p (redo_out, index),
1039 bb_has_eh_pred (bb) ? au_eh : au);
6fb5fa3c 1040 bitmap_set_bit (processed, index);
b8698a0f 1041
6fb5fa3c
DB
1042 if (local_changed)
1043 {
1044 edge e;
1045 edge_iterator ei;
1046 FOR_EACH_EDGE (e, ei, bb->preds)
1047 if (bitmap_bit_p (processed, e->src->index))
1048 /* Be tricky about when we need to iterate the
1049 analysis. We only have redo the analysis if the
1050 bitmaps change at the top of a block that is the
1051 entry to a loop. */
1052 global_changed = true;
1053 else
1054 bitmap_set_bit (redo_out, e->src->index);
1055 }
1056 }
b8698a0f 1057
6fb5fa3c
DB
1058 if (global_changed)
1059 {
1060 /* Turn off the RUN_DCE flag to prevent recursive calls to
1061 dce. */
1062 int old_flag = df_clear_flags (DF_LR_RUN_DCE);
1063
1064 /* So something was deleted that requires a redo. Do it on
1065 the cheap. */
1066 delete_unmarked_insns ();
1067 sbitmap_zero (marked);
1068 bitmap_clear (processed);
1069 bitmap_clear (redo_out);
b8698a0f 1070
6fb5fa3c
DB
1071 /* We do not need to rescan any instructions. We only need
1072 to redo the dataflow equations for the blocks that had a
1073 change at the top of the block. Then we need to redo the
b8698a0f 1074 iteration. */
8d074192
BS
1075 if (word_level)
1076 df_analyze_problem (df_word_lr, all_blocks, postorder, n_blocks);
cc806ac1
RS
1077 else
1078 df_analyze_problem (df_lr, all_blocks, postorder, n_blocks);
6fb5fa3c
DB
1079
1080 if (old_flag & DF_LR_RUN_DCE)
1081 df_set_flags (DF_LR_RUN_DCE);
9ed7b221 1082
6fb5fa3c
DB
1083 prescan_insns_for_dce (true);
1084 }
6fb5fa3c
DB
1085 }
1086
1087 delete_unmarked_insns ();
1088
1089 BITMAP_FREE (processed);
1090 BITMAP_FREE (redo_out);
1091 BITMAP_FREE (all_blocks);
1092}
1093
1094
cc806ac1 1095/* Fast register level DCE. */
6fb5fa3c
DB
1096
1097static unsigned int
1098rest_of_handle_fast_dce (void)
1099{
1100 init_dce (true);
cc806ac1
RS
1101 fast_dce (false);
1102 fini_dce (true);
1103 return 0;
1104}
1105
1106
1107/* Fast byte level DCE. */
1108
8d074192
BS
1109void
1110run_word_dce (void)
cc806ac1 1111{
25aef556
BS
1112 int old_flags;
1113
1114 if (!flag_dce)
1115 return;
1116
8d074192 1117 timevar_push (TV_DCE);
25aef556 1118 old_flags = df_clear_flags (DF_DEFER_INSN_RESCAN + DF_NO_INSN_RESCAN);
8d074192 1119 df_word_lr_add_problem ();
cc806ac1
RS
1120 init_dce (true);
1121 fast_dce (true);
2e6be65e 1122 fini_dce (true);
25aef556 1123 df_set_flags (old_flags);
8d074192 1124 timevar_pop (TV_DCE);
6fb5fa3c
DB
1125}
1126
1127
1128/* This is an internal call that is used by the df live register
1129 problem to run fast dce as a side effect of creating the live
1130 information. The stack is organized so that the lr problem is run,
1131 this pass is run, which updates the live info and the df scanning
1132 info, and then returns to allow the rest of the problems to be run.
1133
1134 This can be called by elsewhere but it will not update the bit
2e6be65e 1135 vectors for any other problems than LR. */
6fb5fa3c
DB
1136
1137void
1138run_fast_df_dce (void)
1139{
1140 if (flag_dce)
1141 {
1142 /* If dce is able to delete something, it has to happen
1143 immediately. Otherwise there will be problems handling the
1144 eq_notes. */
81f40b79
ILT
1145 int old_flags =
1146 df_clear_flags (DF_DEFER_INSN_RESCAN + DF_NO_INSN_RESCAN);
1147
6fb5fa3c
DB
1148 df_in_progress = true;
1149 rest_of_handle_fast_dce ();
2e6be65e
EB
1150 df_in_progress = false;
1151
6fb5fa3c
DB
1152 df_set_flags (old_flags);
1153 }
1154}
1155
2e6be65e 1156
9ed7b221
EB
1157/* Run a fast DCE pass. */
1158
1159void
1160run_fast_dce (void)
6fb5fa3c 1161{
9ed7b221
EB
1162 if (flag_dce)
1163 rest_of_handle_fast_dce ();
6fb5fa3c
DB
1164}
1165
1166
9ed7b221
EB
1167static bool
1168gate_fast_dce (void)
6fb5fa3c 1169{
7d817ebc
DE
1170 return optimize > 0 && flag_dce
1171 && dbg_cnt (dce_fast);
6fb5fa3c
DB
1172}
1173
8ddbbcae 1174struct rtl_opt_pass pass_fast_rtl_dce =
6fb5fa3c 1175{
8ddbbcae
JH
1176 {
1177 RTL_PASS,
5f57dccb 1178 "rtl_dce", /* name */
6fb5fa3c
DB
1179 gate_fast_dce, /* gate */
1180 rest_of_handle_fast_dce, /* execute */
1181 NULL, /* sub */
1182 NULL, /* next */
1183 0, /* static_pass_number */
1184 TV_DCE, /* tv_id */
1185 0, /* properties_required */
1186 0, /* properties_provided */
1187 0, /* properties_destroyed */
1188 0, /* todo_flags_start */
a36b8a1e 1189 TODO_df_finish | TODO_verify_rtl_sharing |
8ddbbcae
JH
1190 TODO_ggc_collect /* todo_flags_finish */
1191 }
6fb5fa3c 1192};