]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/init-regs.c
[Ada] Warning for out-of-order record representation clauses
[thirdparty/gcc.git] / gcc / init-regs.c
CommitLineData
48e1416a 1/* Initialization of uninitialized regs.
fbd26352 2 Copyright (C) 2007-2019 Free Software Foundation, Inc.
3072d30e 3
4This file is part of GCC.
5
6GCC is free software; you can redistribute it and/or modify it under
7the terms of the GNU General Public License as published by the Free
8c4c00c1 8Software Foundation; either version 3, or (at your option) any later
3072d30e 9version.
10
11GCC is distributed in the hope that it will be useful, but WITHOUT ANY
12WARRANTY; without even the implied warranty of MERCHANTABILITY or
13FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
14for more details.
15
16You should have received a copy of the GNU General Public License
8c4c00c1 17along with GCC; see the file COPYING3. If not see
18<http://www.gnu.org/licenses/>. */
3072d30e 19
20#include "config.h"
21#include "system.h"
22#include "coretypes.h"
9ef16211 23#include "backend.h"
3072d30e 24#include "rtl.h"
7c29e30e 25#include "tree.h"
9ef16211 26#include "df.h"
ad7b10a2 27#include "memmodel.h"
7c29e30e 28#include "emit-rtl.h"
3072d30e 29#include "expr.h"
30#include "tree-pass.h"
3072d30e 31
32/* Check all of the uses of pseudo variables. If any use that is MUST
33 uninitialized, add a store of 0 immediately before it. For
34 subregs, this makes combine happy. For full word regs, this makes
35 other optimizations, like the register allocator and the reg-stack
36 happy as well as papers over some problems on the arm and other
37 processors where certain isa constraints cannot be handled by gcc.
38 These are of the form where two operands to an insn my not be the
39 same. The ra will only make them the same if they do not
40 interfere, and this can only happen if one is not initialized.
41
42 There is also the unfortunate consequence that this may mask some
43 buggy programs where people forget to initialize stack variable.
44 Any programmer with half a brain would look at the uninitialized
45 variable warnings. */
46
47static void
48initialize_uninitialized_regs (void)
49{
50 basic_block bb;
035def86 51 auto_bitmap already_genned;
3072d30e 52
deb2741b 53 if (optimize == 1)
54 {
55 df_live_add_problem ();
56 df_live_set_all_dirty ();
57 }
58
3072d30e 59 df_analyze ();
60
fc00614f 61 FOR_EACH_BB_FN (bb, cfun)
3072d30e 62 {
570df417 63 rtx_insn *insn;
3072d30e 64 bitmap lr = DF_LR_IN (bb);
65 bitmap ur = DF_LIVE_IN (bb);
66 bitmap_clear (already_genned);
67
68 FOR_BB_INSNS (bb, insn)
69 {
be10bb5a 70 df_ref use;
9845d120 71 if (!NONDEBUG_INSN_P (insn))
3072d30e 72 continue;
73
be10bb5a 74 FOR_EACH_INSN_USE (use, insn)
3072d30e 75 {
3072d30e 76 unsigned int regno = DF_REF_REGNO (use);
77
78 /* Only do this for the pseudos. */
79 if (regno < FIRST_PSEUDO_REGISTER)
80 continue;
81
a9d8ab38 82 /* Ignore pseudo PIC register. */
83 if (pic_offset_table_rtx
84 && regno == REGNO (pic_offset_table_rtx))
85 continue;
86
3072d30e 87 /* Do not generate multiple moves for the same regno.
88 This is common for sequences of subreg operations.
89 They would be deleted during combine but there is no
90 reason to churn the system. */
91 if (bitmap_bit_p (already_genned, regno))
92 continue;
93
94 /* A use is MUST uninitialized if it reaches the top of
95 the block from the inside of the block (the lr test)
96 and no def for it reaches the top of the block from
97 outside of the block (the ur test). */
98 if (bitmap_bit_p (lr, regno)
99 && (!bitmap_bit_p (ur, regno)))
100 {
570df417 101 rtx_insn *move_insn;
3072d30e 102 rtx reg = DF_REF_REAL_REG (use);
103
48e1416a 104 bitmap_set_bit (already_genned, regno);
3072d30e 105
106 start_sequence ();
37d0f067 107 emit_clobber (reg);
3072d30e 108 emit_move_insn (reg, CONST0_RTX (GET_MODE (reg)));
109 move_insn = get_insns ();
110 end_sequence ();
4d9a38ce 111 emit_insn_before (move_insn, insn);
3072d30e 112 if (dump_file)
48e1416a 113 fprintf (dump_file,
114 "adding initialization in %s of reg %d at in block %d for insn %d.\n",
be10bb5a 115 current_function_name (), regno, bb->index,
116 INSN_UID (insn));
3072d30e 117 }
118 }
119 }
120 }
121
deb2741b 122 if (optimize == 1)
dea7b504 123 {
48e1416a 124 if (dump_file)
dea7b504 125 df_dump (dump_file);
126 df_remove_problem (df_live);
127 }
3072d30e 128}
129
7620bc82 130namespace {
131
132const pass_data pass_data_initialize_regs =
3072d30e 133{
cbe8bda8 134 RTL_PASS, /* type */
135 "init-regs", /* name */
136 OPTGROUP_NONE, /* optinfo_flags */
cbe8bda8 137 TV_NONE, /* tv_id */
138 0, /* properties_required */
139 0, /* properties_provided */
140 0, /* properties_destroyed */
141 0, /* todo_flags_start */
142 TODO_df_finish, /* todo_flags_finish */
3072d30e 143};
cbe8bda8 144
7620bc82 145class pass_initialize_regs : public rtl_opt_pass
cbe8bda8 146{
147public:
9af5ce0c 148 pass_initialize_regs (gcc::context *ctxt)
149 : rtl_opt_pass (pass_data_initialize_regs, ctxt)
cbe8bda8 150 {}
151
152 /* opt_pass methods: */
31315c24 153 virtual bool gate (function *) { return optimize > 0; }
65b0537f 154 virtual unsigned int execute (function *)
155 {
156 initialize_uninitialized_regs ();
157 return 0;
158 }
cbe8bda8 159
160}; // class pass_initialize_regs
161
7620bc82 162} // anon namespace
163
cbe8bda8 164rtl_opt_pass *
165make_pass_initialize_regs (gcc::context *ctxt)
166{
167 return new pass_initialize_regs (ctxt);
168}