]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/optabs.h
Add missing entry.
[thirdparty/gcc.git] / gcc / optabs.h
CommitLineData
e78d8e51 1/* Definitions for code generation pass of GNU compiler.
5624e564 2 Copyright (C) 2001-2015 Free Software Foundation, Inc.
e78d8e51 3
40803cd5 4This file is part of GCC.
e78d8e51 5
40803cd5 6GCC is free software; you can redistribute it and/or modify
e78d8e51 7it under the terms of the GNU General Public License as published by
9dcd6f09 8the Free Software Foundation; either version 3, or (at your option)
e78d8e51
ZW
9any later version.
10
40803cd5 11GCC is distributed in the hope that it will be useful,
e78d8e51
ZW
12but WITHOUT ANY WARRANTY; without even the implied warranty of
13MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14GNU General Public License for more details.
15
16You should have received a copy of the GNU General Public License
9dcd6f09
NC
17along with GCC; see the file COPYING3. If not see
18<http://www.gnu.org/licenses/>. */
e78d8e51
ZW
19
20#ifndef GCC_OPTABS_H
21#define GCC_OPTABS_H
22
cd1440b1 23#include "insn-opinit.h"
e78d8e51 24
b99279f3 25/* Generate code for a widening multiply. */
ef4bddc2 26extern rtx expand_widening_mult (machine_mode, rtx, rtx, rtx, int, optab);
b99279f3 27
947131ba
RS
28/* Return the insn used to implement mode MODE of OP, or CODE_FOR_nothing
29 if the target does not have such an insn. */
30
31static inline enum insn_code
ef4bddc2 32optab_handler (optab op, machine_mode mode)
947131ba 33{
cd1440b1
RH
34 unsigned scode = (op << 16) | mode;
35 gcc_assert (op > LAST_CONV_OPTAB);
36 return raw_optab_handler (scode);
a484f6ba
AS
37}
38
947131ba
RS
39/* Return the insn used to perform conversion OP from mode FROM_MODE
40 to mode TO_MODE; return CODE_FOR_nothing if the target does not have
41 such an insn. */
42
43static inline enum insn_code
ef4bddc2
RS
44convert_optab_handler (convert_optab op, machine_mode to_mode,
45 machine_mode from_mode)
947131ba 46{
cd1440b1
RH
47 unsigned scode = (op << 16) | (from_mode << 8) | to_mode;
48 gcc_assert (op > unknown_optab && op <= LAST_CONV_OPTAB);
49 return raw_optab_handler (scode);
947131ba
RS
50}
51
f9621cc4
RS
52/* Return the insn used to implement mode MODE of OP, or CODE_FOR_nothing
53 if the target does not have such an insn. */
54
55static inline enum insn_code
ef4bddc2 56direct_optab_handler (direct_optab op, machine_mode mode)
f9621cc4 57{
cd1440b1 58 return optab_handler (op, mode);
f9621cc4
RS
59}
60
b55f62cc
RG
61/* Return true if UNOPTAB is for a trapping-on-overflow operation. */
62
63static inline bool
64trapv_unoptab_p (optab unoptab)
65{
66 return (unoptab == negv_optab
67 || unoptab == absv_optab);
68}
69
70/* Return true if BINOPTAB is for a trapping-on-overflow operation. */
71
72static inline bool
73trapv_binoptab_p (optab binoptab)
74{
75 return (binoptab == addv_optab
76 || binoptab == subv_optab
77 || binoptab == smulv_optab);
78}
79
b0710fe1 80
2ef6ce06 81
fcdd52b7
RS
82/* Describes an instruction that inserts or extracts a bitfield. */
83struct extraction_insn
84{
85 /* The code of the instruction. */
86 enum insn_code icode;
87
88 /* The mode that the structure operand should have. This is byte_mode
89 when using the legacy insv, extv and extzv patterns to access memory. */
ef4bddc2 90 machine_mode struct_mode;
fcdd52b7
RS
91
92 /* The mode of the field to be inserted or extracted, and by extension
93 the mode of the insertion or extraction itself. */
ef4bddc2 94 machine_mode field_mode;
fcdd52b7
RS
95
96 /* The mode of the field's bit position. This is only important
97 when the position is variable rather than constant. */
ef4bddc2 98 machine_mode pos_mode;
fcdd52b7
RS
99};
100
fcdd52b7 101
fcdd52b7 102
a5c7d693
RS
103
104/* Describes the type of an expand_operand. Each value is associated
105 with a create_*_operand function; see the comments above those
106 functions for details. */
107enum expand_operand_type {
108 EXPAND_FIXED,
109 EXPAND_OUTPUT,
110 EXPAND_INPUT,
111 EXPAND_CONVERT_TO,
112 EXPAND_CONVERT_FROM,
113 EXPAND_ADDRESS,
114 EXPAND_INTEGER
115};
116
117/* Information about an operand for instruction expansion. */
118struct expand_operand {
119 /* The type of operand. */
120 ENUM_BITFIELD (expand_operand_type) type : 8;
121
122 /* True if any conversion should treat VALUE as being unsigned
123 rather than signed. Only meaningful for certain types. */
124 unsigned int unsigned_p : 1;
125
126 /* Unused; available for future use. */
127 unsigned int unused : 7;
128
129 /* The mode passed to the convert_*_operand function. It has a
130 type-dependent meaning. */
131 ENUM_BITFIELD (machine_mode) mode : 16;
132
133 /* The value of the operand. */
134 rtx value;
135};
136
137/* Initialize OP with the given fields. Initialise the other fields
138 to their default values. */
139
140static inline void
141create_expand_operand (struct expand_operand *op,
142 enum expand_operand_type type,
ef4bddc2 143 rtx value, machine_mode mode,
a5c7d693
RS
144 bool unsigned_p)
145{
146 op->type = type;
147 op->unsigned_p = unsigned_p;
148 op->unused = 0;
149 op->mode = mode;
150 op->value = value;
151}
152
153/* Make OP describe an operand that must use rtx X, even if X is volatile. */
154
155static inline void
156create_fixed_operand (struct expand_operand *op, rtx x)
157{
158 create_expand_operand (op, EXPAND_FIXED, x, VOIDmode, false);
159}
160
161/* Make OP describe an output operand that must have mode MODE.
162 X, if nonnull, is a suggestion for where the output should be stored.
163 It is OK for VALUE to be inconsistent with MODE, although it will just
164 be ignored in that case. */
165
166static inline void
167create_output_operand (struct expand_operand *op, rtx x,
ef4bddc2 168 machine_mode mode)
a5c7d693
RS
169{
170 create_expand_operand (op, EXPAND_OUTPUT, x, mode, false);
171}
172
173/* Make OP describe an input operand that must have mode MODE and
174 value VALUE; MODE cannot be VOIDmode. The backend may request that
175 VALUE be copied into a different kind of rtx before being passed
176 as an operand. */
177
178static inline void
179create_input_operand (struct expand_operand *op, rtx value,
ef4bddc2 180 machine_mode mode)
a5c7d693
RS
181{
182 create_expand_operand (op, EXPAND_INPUT, value, mode, false);
183}
184
185/* Like create_input_operand, except that VALUE must first be converted
186 to mode MODE. UNSIGNED_P says whether VALUE is unsigned. */
187
188static inline void
189create_convert_operand_to (struct expand_operand *op, rtx value,
ef4bddc2 190 machine_mode mode, bool unsigned_p)
a5c7d693
RS
191{
192 create_expand_operand (op, EXPAND_CONVERT_TO, value, mode, unsigned_p);
193}
194
195/* Make OP describe an input operand that should have the same value
196 as VALUE, after any mode conversion that the backend might request.
197 If VALUE is a CONST_INT, it should be treated as having mode MODE.
198 UNSIGNED_P says whether VALUE is unsigned. */
199
200static inline void
201create_convert_operand_from (struct expand_operand *op, rtx value,
ef4bddc2 202 machine_mode mode, bool unsigned_p)
a5c7d693
RS
203{
204 create_expand_operand (op, EXPAND_CONVERT_FROM, value, mode, unsigned_p);
205}
206
a5c7d693
RS
207
208/* Make OP describe an input Pmode address operand. VALUE is the value
209 of the address, but it may need to be converted to Pmode first. */
210
211static inline void
212create_address_operand (struct expand_operand *op, rtx value)
213{
214 create_expand_operand (op, EXPAND_ADDRESS, value, Pmode, false);
215}
216
217/* Make OP describe an input operand that has value INTVAL and that has
218 no inherent mode. This function should only be used for operands that
219 are always expand-time constants. The backend may request that INTVAL
220 be copied into a different kind of rtx, but it must specify the mode
221 of that rtx if so. */
222
223static inline void
224create_integer_operand (struct expand_operand *op, HOST_WIDE_INT intval)
225{
226 create_expand_operand (op, EXPAND_INTEGER, GEN_INT (intval), VOIDmode, false);
227}
228
02972eaf 229
b0710fe1
AM
230extern rtx convert_optab_libfunc (convert_optab optab, machine_mode mode1,
231 machine_mode mode2);
232extern rtx optab_libfunc (optab optab, machine_mode mode);
233extern enum insn_code widening_optab_handler (optab, machine_mode,
234 machine_mode);
235/* Find a widening optab even if it doesn't widen as much as we want. */
236#define find_widening_optab_handler(A,B,C,D) \
237 find_widening_optab_handler_and_mode (A, B, C, D, NULL)
238extern enum insn_code find_widening_optab_handler_and_mode (optab,
239 machine_mode,
240 machine_mode,
241 int,
242 machine_mode *);
243
244/* An extra flag to control optab_for_tree_code's behavior. This is needed to
245 distinguish between machines with a vector shift that takes a scalar for the
246 shift amount vs. machines that take a vector for the shift amount. */
247enum optab_subtype
248{
249 optab_default,
250 optab_scalar,
251 optab_vector
252};
253
254/* Passed to expand_simple_binop and expand_binop to say which options
255 to try to use if the requested operation can't be open-coded on the
256 requisite mode. Either OPTAB_LIB or OPTAB_LIB_WIDEN says try using
257 a library call. Either OPTAB_WIDEN or OPTAB_LIB_WIDEN says try
258 using a wider mode. OPTAB_MUST_WIDEN says try widening and don't
259 try anything else. */
260
261enum optab_methods
262{
263 OPTAB_DIRECT,
264 OPTAB_LIB,
265 OPTAB_WIDEN,
266 OPTAB_LIB_WIDEN,
267 OPTAB_MUST_WIDEN
268};
269
270/* Return the optab used for computing the given operation on the type given by
271 the second argument. The third argument distinguishes between the types of
272 vector shifts and rotates */
273extern optab optab_for_tree_code (enum tree_code, const_tree, enum optab_subtype);
274
275/* Given an optab that reduces a vector to a scalar, find instead the old
276 optab that produces a vector with the reduction result in one element,
277 for a tree with the specified type. */
278extern optab scalar_reduc_to_vector (optab, const_tree type);
279
280extern rtx expand_widen_pattern_expr (struct separate_ops *, rtx , rtx , rtx,
281 rtx, int);
282extern rtx expand_ternary_op (machine_mode mode, optab ternary_optab,
283 rtx op0, rtx op1, rtx op2, rtx target,
284 int unsignedp);
285extern rtx simplify_expand_binop (machine_mode mode, optab binoptab,
286 rtx op0, rtx op1, rtx target, int unsignedp,
287 enum optab_methods methods);
288extern bool force_expand_binop (machine_mode, optab, rtx, rtx, rtx, int,
289 enum optab_methods);
b0710fe1
AM
290
291/* Generate code for a simple binary or unary operation. "Simple" in
292 this case means "can be unambiguously described by a (mode, code)
293 pair and mapped to a single optab." */
294extern rtx expand_simple_binop (machine_mode, enum rtx_code, rtx,
295 rtx, rtx, int, enum optab_methods);
296
297/* Expand a binary operation given optab and rtx operands. */
298extern rtx expand_binop (machine_mode, optab, rtx, rtx, rtx, int,
299 enum optab_methods);
a5c7d693 300
b0710fe1
AM
301/* Expand a binary operation with both signed and unsigned forms. */
302extern rtx sign_expand_binop (machine_mode, optab, optab, rtx, rtx,
303 rtx, int, enum optab_methods);
304
305/* Generate code to perform an operation on one operand with two results. */
306extern int expand_twoval_unop (optab, rtx, rtx, rtx, int);
307
308/* Generate code to perform an operation on two operands with two results. */
309extern int expand_twoval_binop (optab, rtx, rtx, rtx, rtx, int);
310
311/* Generate code to perform an operation on two operands with two
312 results, using a library function. */
313extern bool expand_twoval_binop_libfunc (optab, rtx, rtx, rtx, rtx,
314 enum rtx_code);
315extern rtx expand_simple_unop (machine_mode, enum rtx_code, rtx, rtx,
316 int);
317
318/* Expand a unary arithmetic operation given optab rtx operand. */
319extern rtx expand_unop (machine_mode, optab, rtx, rtx, int);
320
321/* Expand the absolute value operation. */
322extern rtx expand_abs_nojump (machine_mode, rtx, rtx, int);
323extern rtx expand_abs (machine_mode, rtx, rtx, int, int);
324
325/* Expand the one's complement absolute value operation. */
326extern rtx expand_one_cmpl_abs_nojump (machine_mode, rtx, rtx);
327
328/* Expand the copysign operation. */
329extern rtx expand_copysign (rtx, rtx, rtx);
330/* Generate an instruction with a given INSN_CODE with an output and
331 an input. */
332extern bool maybe_emit_unop_insn (enum insn_code, rtx, rtx, enum rtx_code);
333extern void emit_unop_insn (enum insn_code, rtx, rtx, enum rtx_code);
334
335/* Emit code to make a call to a constant function or a library call. */
336extern void emit_libcall_block (rtx, rtx, rtx, rtx);
337
338/* The various uses that a comparison can have; used by can_compare_p:
339 jumps, conditional moves, store flag operations. */
340enum can_compare_purpose
341{
342 ccp_jump,
343 ccp_cmov,
344 ccp_store_flag
345};
346
347/* Nonzero if a compare of mode MODE can be done straightforwardly
348 (without splitting it into pieces). */
349extern int can_compare_p (enum rtx_code, machine_mode,
350 enum can_compare_purpose);
ef4bddc2
RS
351extern rtx prepare_operand (enum insn_code, rtx, int, machine_mode,
352 machine_mode, int);
b0710fe1
AM
353/* Emit a pair of rtl insns to compare two rtx's and to jump
354 to a label if the comparison is true. */
355extern void emit_cmp_and_jump_insns (rtx, rtx, enum rtx_code, rtx,
356 machine_mode, int, rtx, int prob=-1);
357
358/* Generate code to indirectly jump to a location given in the rtx LOC. */
359extern void emit_indirect_jump (rtx);
360
361#include "insn-config.h"
362
363#ifndef GCC_INSN_CONFIG_H
364#error "insn-config.h must be included before optabs.h"
365#endif
366
b0710fe1
AM
367/* Emit a conditional move operation. */
368rtx emit_conditional_move (rtx, enum rtx_code, rtx, rtx, machine_mode,
369 rtx, rtx, machine_mode, int);
370
371/* Return nonzero if the conditional move is supported. */
372int can_conditionally_move_p (machine_mode mode);
373
b0710fe1
AM
374rtx emit_conditional_add (rtx, enum rtx_code, rtx, rtx, machine_mode,
375 rtx, rtx, machine_mode, int);
376
377/* Create but don't emit one rtl instruction to perform certain operations.
378 Modes must match; operands must meet the operation's predicates.
379 Likewise for subtraction and for just copying. */
380extern rtx gen_add2_insn (rtx, rtx);
381extern rtx gen_add3_insn (rtx, rtx, rtx);
382extern int have_add2_insn (rtx, rtx);
383extern rtx gen_addptr3_insn (rtx, rtx, rtx);
384extern int have_addptr3_insn (rtx, rtx, rtx);
385extern rtx gen_sub2_insn (rtx, rtx);
386extern rtx gen_sub3_insn (rtx, rtx, rtx);
387extern int have_sub2_insn (rtx, rtx);
388
389/* Return the INSN_CODE to use for an extend operation. */
390extern enum insn_code can_extend_p (machine_mode, machine_mode, int);
391
392/* Generate the body of an insn to extend Y (with mode MFROM)
393 into X (with mode MTO). Do zero-extension if UNSIGNEDP is nonzero. */
394extern rtx gen_extend_insn (rtx, rtx, machine_mode,
395 machine_mode, int);
396
397/* Return the insn_code for a FLOAT_EXPR. */
398enum insn_code can_float_p (machine_mode, machine_mode, int);
399
400/* Check whether an operation represented by the code CODE is a
401 convert operation that is supported by the target platform in
402 vector form */
403bool supportable_convert_operation (enum tree_code, tree, tree, tree *,
404 enum tree_code *);
405
406/* Generate code for a FLOAT_EXPR. */
407extern void expand_float (rtx, rtx, int);
408
409/* Generate code for a FIX_EXPR. */
410extern void expand_fix (rtx, rtx, int);
411
412/* Generate code for a FIXED_CONVERT_EXPR. */
413extern void expand_fixed_convert (rtx, rtx, int, int);
414
415/* Generate code for float to integral conversion. */
416extern bool expand_sfix_optab (rtx, rtx, convert_optab);
417
418/* Report whether the machine description contains an insn which can
419 perform the operation described by CODE and MODE. */
420extern int have_insn_for (enum rtx_code, machine_mode);
2ef6ce06 421
ef4bddc2
RS
422extern void gen_int_libfunc (optab, const char *, char, machine_mode);
423extern void gen_fp_libfunc (optab, const char *, char, machine_mode);
424extern void gen_fixed_libfunc (optab, const char *, char, machine_mode);
cd1440b1 425extern void gen_signed_fixed_libfunc (optab, const char *, char,
ef4bddc2 426 machine_mode);
cd1440b1 427extern void gen_unsigned_fixed_libfunc (optab, const char *, char,
ef4bddc2
RS
428 machine_mode);
429extern void gen_int_fp_libfunc (optab, const char *, char, machine_mode);
430extern void gen_intv_fp_libfunc (optab, const char *, char, machine_mode);
cd1440b1 431extern void gen_int_fp_fixed_libfunc (optab, const char *, char,
ef4bddc2 432 machine_mode);
cd1440b1 433extern void gen_int_fp_signed_fixed_libfunc (optab, const char *, char,
ef4bddc2 434 machine_mode);
cd1440b1 435extern void gen_int_fixed_libfunc (optab, const char *, char,
ef4bddc2 436 machine_mode);
cd1440b1 437extern void gen_int_signed_fixed_libfunc (optab, const char *, char,
ef4bddc2 438 machine_mode);
cd1440b1 439extern void gen_int_unsigned_fixed_libfunc (optab, const char *, char,
ef4bddc2 440 machine_mode);
cd1440b1
RH
441
442extern void gen_interclass_conv_libfunc (convert_optab, const char *,
ef4bddc2 443 machine_mode, machine_mode);
cd1440b1 444extern void gen_int_to_fp_conv_libfunc (convert_optab, const char *,
ef4bddc2 445 machine_mode, machine_mode);
cd1440b1 446extern void gen_ufloat_conv_libfunc (convert_optab, const char *,
ef4bddc2 447 machine_mode, machine_mode);
cd1440b1
RH
448extern void gen_int_to_fp_nondecimal_conv_libfunc (convert_optab,
449 const char *,
ef4bddc2
RS
450 machine_mode,
451 machine_mode);
cd1440b1 452extern void gen_fp_to_int_conv_libfunc (convert_optab, const char *,
ef4bddc2 453 machine_mode, machine_mode);
cd1440b1 454extern void gen_intraclass_conv_libfunc (convert_optab, const char *,
ef4bddc2 455 machine_mode, machine_mode);
cd1440b1 456extern void gen_trunc_conv_libfunc (convert_optab, const char *,
ef4bddc2 457 machine_mode, machine_mode);
cd1440b1 458extern void gen_extend_conv_libfunc (convert_optab, const char *,
ef4bddc2 459 machine_mode, machine_mode);
cd1440b1 460extern void gen_fract_conv_libfunc (convert_optab, const char *,
ef4bddc2 461 machine_mode, machine_mode);
cd1440b1 462extern void gen_fractuns_conv_libfunc (convert_optab, const char *,
ef4bddc2 463 machine_mode, machine_mode);
cd1440b1 464extern void gen_satfract_conv_libfunc (convert_optab, const char *,
ef4bddc2 465 machine_mode, machine_mode);
cd1440b1 466extern void gen_satfractuns_conv_libfunc (convert_optab, const char *,
ef4bddc2
RS
467 machine_mode,
468 machine_mode);
b0710fe1
AM
469
470/* Build a decl for a libfunc named NAME. */
471extern tree build_libfunc_function (const char *);
472
473/* Call this to initialize an optab function entry. */
474extern rtx init_one_libfunc (const char *);
475extern rtx set_user_assembler_libfunc (const char *, const char *);
476
477/* Call this to reset the function entry for one optab. */
478extern void set_optab_libfunc (optab, machine_mode, const char *);
479extern void set_conv_libfunc (convert_optab, machine_mode,
480 machine_mode, const char *);
481
482/* Call this once to initialize the contents of the optabs
483 appropriately for the current target machine. */
484extern void init_optabs (void);
d8a2d370 485extern void init_tree_optimization_optabs (tree);
b0710fe1
AM
486
487/* Call this to install all of the __sync libcalls up to size MAX. */
488extern void init_sync_libfuncs (int max);
489
490/* Generate a conditional trap instruction. */
491extern rtx gen_cond_trap (enum rtx_code, rtx, rtx, rtx);
492
493/* Return true if target supports vector operations for VEC_PERM_EXPR. */
494extern bool can_vec_perm_p (machine_mode, bool, const unsigned char *);
495
496/* Generate code for VEC_PERM_EXPR. */
497extern rtx expand_vec_perm (machine_mode, rtx, rtx, rtx, rtx);
498
499/* Return tree if target supports vector operations for COND_EXPR. */
500bool expand_vec_cond_expr_p (tree, tree);
501
502/* Generate code for VEC_COND_EXPR. */
503extern rtx expand_vec_cond_expr (tree, tree, tree, tree, rtx);
504
505/* Return non-zero if target supports a given highpart multiplication. */
506extern int can_mult_highpart_p (machine_mode, bool);
507
508/* Generate code for MULT_HIGHPART_EXPR. */
509extern rtx expand_mult_highpart (machine_mode, rtx, rtx, rtx, bool);
510
511/* Return true if target supports vector masked load/store for mode. */
512extern bool can_vec_mask_load_store_p (machine_mode, bool);
513
514/* Return true if there is an inline compare and swap pattern. */
515extern bool can_compare_and_swap_p (machine_mode, bool);
516
517/* Return true if there is an inline atomic exchange pattern. */
518extern bool can_atomic_exchange_p (machine_mode, bool);
519
520extern rtx expand_sync_lock_test_and_set (rtx, rtx, rtx);
521extern rtx expand_atomic_test_and_set (rtx, rtx, enum memmodel);
522extern rtx expand_atomic_exchange (rtx, rtx, rtx, enum memmodel);
523extern bool expand_atomic_compare_and_swap (rtx *, rtx *, rtx, rtx, rtx, bool,
524 enum memmodel, enum memmodel);
525/* Generate memory barriers. */
526extern void expand_mem_thread_fence (enum memmodel);
527extern void expand_mem_signal_fence (enum memmodel);
528
529rtx expand_atomic_load (rtx, rtx, enum memmodel);
530rtx expand_atomic_store (rtx, rtx, enum memmodel, bool);
531rtx expand_atomic_fetch_op (rtx, rtx, rtx, enum rtx_code, enum memmodel,
532 bool);
533
534extern bool insn_operand_matches (enum insn_code icode, unsigned int opno,
535 rtx operand);
536extern bool valid_multiword_target_p (rtx);
537extern void create_convert_operand_from_type (struct expand_operand *op,
538 rtx value, tree type);
539extern bool maybe_legitimize_operands (enum insn_code icode,
540 unsigned int opno, unsigned int nops,
541 struct expand_operand *ops);
1476d1bd
MM
542extern rtx_insn *maybe_gen_insn (enum insn_code icode, unsigned int nops,
543 struct expand_operand *ops);
b0710fe1
AM
544extern bool maybe_expand_insn (enum insn_code icode, unsigned int nops,
545 struct expand_operand *ops);
546extern bool maybe_expand_jump_insn (enum insn_code icode, unsigned int nops,
547 struct expand_operand *ops);
548extern void expand_insn (enum insn_code icode, unsigned int nops,
549 struct expand_operand *ops);
550extern void expand_jump_insn (enum insn_code icode, unsigned int nops,
551 struct expand_operand *ops);
552
553/* Enumerates the possible extraction_insn operations. */
554enum extraction_pattern { EP_insv, EP_extv, EP_extzv };
555
556extern bool get_best_reg_extraction_insn (extraction_insn *,
557 enum extraction_pattern,
558 unsigned HOST_WIDE_INT,
559 machine_mode);
560extern bool get_best_mem_extraction_insn (extraction_insn *,
561 enum extraction_pattern,
562 HOST_WIDE_INT, HOST_WIDE_INT,
563 machine_mode);
564
73049af5 565extern bool lshift_cheap_p (bool);
cd1440b1 566
2d52a3a1
ZC
567extern enum rtx_code get_rtx_code (enum tree_code tcode, bool unsignedp);
568
e78d8e51 569#endif /* GCC_OPTABS_H */