]> git.ipfire.org Git - thirdparty/gcc.git/blame - gcc/regcprop.c
function.h: Flatten file.
[thirdparty/gcc.git] / gcc / regcprop.c
CommitLineData
fac41238 1/* Copy propagation on hard registers for the GNU compiler.
23a5b65a 2 Copyright (C) 2000-2014 Free Software Foundation, Inc.
fac41238
PB
3
4 This file is part of GCC.
5
6 GCC is free software; you can redistribute it and/or modify it
7 under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3, or (at your option)
9 any later version.
10
11 GCC is distributed in the hope that it will be useful, but WITHOUT
12 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
14 License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with GCC; see the file COPYING3. If not see
18 <http://www.gnu.org/licenses/>. */
19
20#include "config.h"
21#include "system.h"
22#include "coretypes.h"
23#include "tm.h"
24#include "rtl.h"
25#include "tm_p.h"
26#include "insn-config.h"
27#include "regs.h"
28#include "addresses.h"
29#include "hard-reg-set.h"
30#include "basic-block.h"
31#include "reload.h"
83685514
AM
32#include "hashtab.h"
33#include "hash-set.h"
34#include "vec.h"
35#include "machmode.h"
36#include "input.h"
fac41238
PB
37#include "function.h"
38#include "recog.h"
39#include "flags.h"
718f9c0f 40#include "diagnostic-core.h"
fac41238 41#include "obstack.h"
fac41238
PB
42#include "tree-pass.h"
43#include "df.h"
4ca738b3 44#include "rtl-iter.h"
fac41238
PB
45
46/* The following code does forward propagation of hard register copies.
47 The object is to eliminate as many dependencies as possible, so that
48 we have the most scheduling freedom. As a side effect, we also clean
49 up some silly register allocation decisions made by reload. This
50 code may be obsoleted by a new register allocator. */
51
e7140c8d
JJ
52/* DEBUG_INSNs aren't changed right away, as doing so might extend the
53 lifetime of a register and get the DEBUG_INSN subsequently reset.
54 So they are queued instead, and updated only when the register is
55 used in some subsequent real insn before it is set. */
56struct queued_debug_insn_change
57{
58 struct queued_debug_insn_change *next;
ea8175a4 59 rtx_insn *insn;
e7140c8d
JJ
60 rtx *loc;
61 rtx new_rtx;
62};
63
fac41238
PB
64/* For each register, we have a list of registers that contain the same
65 value. The OLDEST_REGNO field points to the head of the list, and
66 the NEXT_REGNO field runs through the list. The MODE field indicates
67 what mode the data is known to be in; this field is VOIDmode when the
68 register is not known to contain valid data. */
69
70struct value_data_entry
71{
72 enum machine_mode mode;
73 unsigned int oldest_regno;
74 unsigned int next_regno;
e7140c8d 75 struct queued_debug_insn_change *debug_insn_changes;
fac41238
PB
76};
77
78struct value_data
79{
80 struct value_data_entry e[FIRST_PSEUDO_REGISTER];
81 unsigned int max_value_regs;
e7140c8d 82 unsigned int n_debug_insn_changes;
fac41238
PB
83};
84
e7140c8d 85static alloc_pool debug_insn_changes_pool;
a2e6c10c 86static bool skip_debug_insn_p;
e7140c8d 87
fac41238
PB
88static void kill_value_one_regno (unsigned, struct value_data *);
89static void kill_value_regno (unsigned, unsigned, struct value_data *);
4ca738b3 90static void kill_value (const_rtx, struct value_data *);
fac41238
PB
91static void set_value_regno (unsigned, enum machine_mode, struct value_data *);
92static void init_value_data (struct value_data *);
93static void kill_clobbered_value (rtx, const_rtx, void *);
94static void kill_set_value (rtx, const_rtx, void *);
fac41238
PB
95static void copy_value (rtx, rtx, struct value_data *);
96static bool mode_change_ok (enum machine_mode, enum machine_mode,
97 unsigned int);
98static rtx maybe_mode_change (enum machine_mode, enum machine_mode,
99 enum machine_mode, unsigned int, unsigned int);
100static rtx find_oldest_value_reg (enum reg_class, rtx, struct value_data *);
ea8175a4 101static bool replace_oldest_value_reg (rtx *, enum reg_class, rtx_insn *,
fac41238
PB
102 struct value_data *);
103static bool replace_oldest_value_addr (rtx *, enum reg_class,
ea8175a4
DM
104 enum machine_mode, addr_space_t,
105 rtx_insn *, struct value_data *);
106static bool replace_oldest_value_mem (rtx, rtx_insn *, struct value_data *);
fac41238
PB
107static bool copyprop_hardreg_forward_1 (basic_block, struct value_data *);
108extern void debug_value_data (struct value_data *);
109#ifdef ENABLE_CHECKING
110static void validate_value_data (struct value_data *);
111#endif
112
e7140c8d
JJ
113/* Free all queued updates for DEBUG_INSNs that change some reg to
114 register REGNO. */
115
116static void
117free_debug_insn_changes (struct value_data *vd, unsigned int regno)
118{
119 struct queued_debug_insn_change *cur, *next;
120 for (cur = vd->e[regno].debug_insn_changes; cur; cur = next)
121 {
122 next = cur->next;
123 --vd->n_debug_insn_changes;
124 pool_free (debug_insn_changes_pool, cur);
125 }
126 vd->e[regno].debug_insn_changes = NULL;
127}
128
fac41238
PB
129/* Kill register REGNO. This involves removing it from any value
130 lists, and resetting the value mode to VOIDmode. This is only a
131 helper function; it does not handle any hard registers overlapping
132 with REGNO. */
133
134static void
135kill_value_one_regno (unsigned int regno, struct value_data *vd)
136{
137 unsigned int i, next;
138
139 if (vd->e[regno].oldest_regno != regno)
140 {
141 for (i = vd->e[regno].oldest_regno;
142 vd->e[i].next_regno != regno;
143 i = vd->e[i].next_regno)
144 continue;
145 vd->e[i].next_regno = vd->e[regno].next_regno;
146 }
147 else if ((next = vd->e[regno].next_regno) != INVALID_REGNUM)
148 {
149 for (i = next; i != INVALID_REGNUM; i = vd->e[i].next_regno)
150 vd->e[i].oldest_regno = next;
151 }
152
153 vd->e[regno].mode = VOIDmode;
154 vd->e[regno].oldest_regno = regno;
155 vd->e[regno].next_regno = INVALID_REGNUM;
e7140c8d
JJ
156 if (vd->e[regno].debug_insn_changes)
157 free_debug_insn_changes (vd, regno);
fac41238
PB
158
159#ifdef ENABLE_CHECKING
160 validate_value_data (vd);
161#endif
162}
163
164/* Kill the value in register REGNO for NREGS, and any other registers
165 whose values overlap. */
166
167static void
168kill_value_regno (unsigned int regno, unsigned int nregs,
169 struct value_data *vd)
170{
171 unsigned int j;
172
173 /* Kill the value we're told to kill. */
174 for (j = 0; j < nregs; ++j)
175 kill_value_one_regno (regno + j, vd);
176
177 /* Kill everything that overlapped what we're told to kill. */
178 if (regno < vd->max_value_regs)
179 j = 0;
180 else
181 j = regno - vd->max_value_regs;
182 for (; j < regno; ++j)
183 {
184 unsigned int i, n;
185 if (vd->e[j].mode == VOIDmode)
186 continue;
187 n = hard_regno_nregs[j][vd->e[j].mode];
188 if (j + n > regno)
189 for (i = 0; i < n; ++i)
190 kill_value_one_regno (j + i, vd);
191 }
192}
193
194/* Kill X. This is a convenience function wrapping kill_value_regno
195 so that we mind the mode the register is in. */
196
197static void
4ca738b3 198kill_value (const_rtx x, struct value_data *vd)
fac41238 199{
fac41238
PB
200 if (GET_CODE (x) == SUBREG)
201 {
4ca738b3
RS
202 rtx tmp = simplify_subreg (GET_MODE (x), SUBREG_REG (x),
203 GET_MODE (SUBREG_REG (x)), SUBREG_BYTE (x));
204 x = tmp ? tmp : SUBREG_REG (x);
fac41238
PB
205 }
206 if (REG_P (x))
207 {
208 unsigned int regno = REGNO (x);
209 unsigned int n = hard_regno_nregs[regno][GET_MODE (x)];
210
211 kill_value_regno (regno, n, vd);
212 }
213}
214
215/* Remember that REGNO is valid in MODE. */
216
217static void
218set_value_regno (unsigned int regno, enum machine_mode mode,
219 struct value_data *vd)
220{
221 unsigned int nregs;
222
223 vd->e[regno].mode = mode;
224
225 nregs = hard_regno_nregs[regno][mode];
226 if (nregs > vd->max_value_regs)
227 vd->max_value_regs = nregs;
228}
229
230/* Initialize VD such that there are no known relationships between regs. */
231
232static void
233init_value_data (struct value_data *vd)
234{
235 int i;
236 for (i = 0; i < FIRST_PSEUDO_REGISTER; ++i)
237 {
238 vd->e[i].mode = VOIDmode;
239 vd->e[i].oldest_regno = i;
240 vd->e[i].next_regno = INVALID_REGNUM;
e7140c8d 241 vd->e[i].debug_insn_changes = NULL;
fac41238
PB
242 }
243 vd->max_value_regs = 0;
e7140c8d 244 vd->n_debug_insn_changes = 0;
fac41238
PB
245}
246
247/* Called through note_stores. If X is clobbered, kill its value. */
248
249static void
250kill_clobbered_value (rtx x, const_rtx set, void *data)
251{
252 struct value_data *const vd = (struct value_data *) data;
253 if (GET_CODE (set) == CLOBBER)
254 kill_value (x, vd);
255}
256
e384e6b5
BS
257/* A structure passed as data to kill_set_value through note_stores. */
258struct kill_set_value_data
259{
260 struct value_data *vd;
261 rtx ignore_set_reg;
262};
263
fac41238
PB
264/* Called through note_stores. If X is set, not clobbered, kill its
265 current value and install it as the root of its own value list. */
266
267static void
268kill_set_value (rtx x, const_rtx set, void *data)
269{
e384e6b5
BS
270 struct kill_set_value_data *ksvd = (struct kill_set_value_data *) data;
271 if (rtx_equal_p (x, ksvd->ignore_set_reg))
272 return;
fac41238
PB
273 if (GET_CODE (set) != CLOBBER)
274 {
e384e6b5 275 kill_value (x, ksvd->vd);
fac41238 276 if (REG_P (x))
e384e6b5 277 set_value_regno (REGNO (x), GET_MODE (x), ksvd->vd);
fac41238
PB
278 }
279}
280
4ca738b3
RS
281/* Kill any register used in X as the base of an auto-increment expression,
282 and install that register as the root of its own value list. */
fac41238 283
4ca738b3
RS
284static void
285kill_autoinc_value (rtx insn, struct value_data *vd)
fac41238 286{
4ca738b3
RS
287 subrtx_iterator::array_type array;
288 FOR_EACH_SUBRTX (iter, array, PATTERN (insn), NONCONST)
fac41238 289 {
4ca738b3
RS
290 const_rtx x = *iter;
291 if (GET_RTX_CLASS (GET_CODE (x)) == RTX_AUTOINC)
292 {
293 x = XEXP (x, 0);
294 kill_value (x, vd);
295 set_value_regno (REGNO (x), GET_MODE (x), vd);
296 iter.skip_subrtxes ();
297 }
fac41238 298 }
fac41238
PB
299}
300
301/* Assert that SRC has been copied to DEST. Adjust the data structures
302 to reflect that SRC contains an older copy of the shared value. */
303
304static void
305copy_value (rtx dest, rtx src, struct value_data *vd)
306{
307 unsigned int dr = REGNO (dest);
308 unsigned int sr = REGNO (src);
309 unsigned int dn, sn;
310 unsigned int i;
311
312 /* ??? At present, it's possible to see noop sets. It'd be nice if
313 this were cleaned up beforehand... */
314 if (sr == dr)
315 return;
316
317 /* Do not propagate copies to the stack pointer, as that can leave
318 memory accesses with no scheduling dependency on the stack update. */
319 if (dr == STACK_POINTER_REGNUM)
320 return;
321
322 /* Likewise with the frame pointer, if we're using one. */
323 if (frame_pointer_needed && dr == HARD_FRAME_POINTER_REGNUM)
324 return;
325
326 /* Do not propagate copies to fixed or global registers, patterns
327 can be relying to see particular fixed register or users can
328 expect the chosen global register in asm. */
329 if (fixed_regs[dr] || global_regs[dr])
330 return;
331
332 /* If SRC and DEST overlap, don't record anything. */
333 dn = hard_regno_nregs[dr][GET_MODE (dest)];
334 sn = hard_regno_nregs[sr][GET_MODE (dest)];
335 if ((dr > sr && dr < sr + sn)
336 || (sr > dr && sr < dr + dn))
337 return;
338
339 /* If SRC had no assigned mode (i.e. we didn't know it was live)
340 assign it now and assume the value came from an input argument
341 or somesuch. */
342 if (vd->e[sr].mode == VOIDmode)
343 set_value_regno (sr, vd->e[dr].mode, vd);
344
345 /* If we are narrowing the input to a smaller number of hard regs,
346 and it is in big endian, we are really extracting a high part.
347 Since we generally associate a low part of a value with the value itself,
348 we must not do the same for the high part.
349 Note we can still get low parts for the same mode combination through
350 a two-step copy involving differently sized hard regs.
351 Assume hard regs fr* are 32 bits bits each, while r* are 64 bits each:
352 (set (reg:DI r0) (reg:DI fr0))
353 (set (reg:SI fr2) (reg:SI r0))
354 loads the low part of (reg:DI fr0) - i.e. fr1 - into fr2, while:
355 (set (reg:SI fr2) (reg:SI fr0))
356 loads the high part of (reg:DI fr0) into fr2.
357
358 We can't properly represent the latter case in our tables, so don't
359 record anything then. */
360 else if (sn < (unsigned int) hard_regno_nregs[sr][vd->e[sr].mode]
361 && (GET_MODE_SIZE (vd->e[sr].mode) > UNITS_PER_WORD
362 ? WORDS_BIG_ENDIAN : BYTES_BIG_ENDIAN))
363 return;
364
365 /* If SRC had been assigned a mode narrower than the copy, we can't
366 link DEST into the chain, because not all of the pieces of the
367 copy came from oldest_regno. */
368 else if (sn > (unsigned int) hard_regno_nregs[sr][vd->e[sr].mode])
369 return;
370
371 /* Link DR at the end of the value chain used by SR. */
372
373 vd->e[dr].oldest_regno = vd->e[sr].oldest_regno;
374
375 for (i = sr; vd->e[i].next_regno != INVALID_REGNUM; i = vd->e[i].next_regno)
376 continue;
377 vd->e[i].next_regno = dr;
378
379#ifdef ENABLE_CHECKING
380 validate_value_data (vd);
381#endif
382}
383
384/* Return true if a mode change from ORIG to NEW is allowed for REGNO. */
385
386static bool
387mode_change_ok (enum machine_mode orig_mode, enum machine_mode new_mode,
388 unsigned int regno ATTRIBUTE_UNUSED)
389{
390 if (GET_MODE_SIZE (orig_mode) < GET_MODE_SIZE (new_mode))
391 return false;
392
393#ifdef CANNOT_CHANGE_MODE_CLASS
394 return !REG_CANNOT_CHANGE_MODE_P (regno, orig_mode, new_mode);
395#endif
396
397 return true;
398}
399
400/* Register REGNO was originally set in ORIG_MODE. It - or a copy of it -
401 was copied in COPY_MODE to COPY_REGNO, and then COPY_REGNO was accessed
402 in NEW_MODE.
403 Return a NEW_MODE rtx for REGNO if that's OK, otherwise return NULL_RTX. */
404
405static rtx
406maybe_mode_change (enum machine_mode orig_mode, enum machine_mode copy_mode,
407 enum machine_mode new_mode, unsigned int regno,
408 unsigned int copy_regno ATTRIBUTE_UNUSED)
409{
410 if (GET_MODE_SIZE (copy_mode) < GET_MODE_SIZE (orig_mode)
411 && GET_MODE_SIZE (copy_mode) < GET_MODE_SIZE (new_mode))
412 return NULL_RTX;
413
414 if (orig_mode == new_mode)
415 return gen_rtx_raw_REG (new_mode, regno);
416 else if (mode_change_ok (orig_mode, new_mode, regno))
417 {
418 int copy_nregs = hard_regno_nregs[copy_regno][copy_mode];
419 int use_nregs = hard_regno_nregs[copy_regno][new_mode];
420 int copy_offset
421 = GET_MODE_SIZE (copy_mode) / copy_nregs * (copy_nregs - use_nregs);
422 int offset
423 = GET_MODE_SIZE (orig_mode) - GET_MODE_SIZE (new_mode) - copy_offset;
424 int byteoffset = offset % UNITS_PER_WORD;
425 int wordoffset = offset - byteoffset;
426
427 offset = ((WORDS_BIG_ENDIAN ? wordoffset : 0)
428 + (BYTES_BIG_ENDIAN ? byteoffset : 0));
d6f23738
RS
429 regno += subreg_regno_offset (regno, orig_mode, offset, new_mode);
430 if (HARD_REGNO_MODE_OK (regno, new_mode))
431 return gen_rtx_raw_REG (new_mode, regno);
fac41238
PB
432 }
433 return NULL_RTX;
434}
435
436/* Find the oldest copy of the value contained in REGNO that is in
437 register class CL and has mode MODE. If found, return an rtx
438 of that oldest register, otherwise return NULL. */
439
440static rtx
441find_oldest_value_reg (enum reg_class cl, rtx reg, struct value_data *vd)
442{
443 unsigned int regno = REGNO (reg);
444 enum machine_mode mode = GET_MODE (reg);
445 unsigned int i;
446
447 /* If we are accessing REG in some mode other that what we set it in,
448 make sure that the replacement is valid. In particular, consider
449 (set (reg:DI r11) (...))
450 (set (reg:SI r9) (reg:SI r11))
451 (set (reg:SI r10) (...))
452 (set (...) (reg:DI r9))
453 Replacing r9 with r11 is invalid. */
454 if (mode != vd->e[regno].mode)
455 {
456 if (hard_regno_nregs[regno][mode]
457 > hard_regno_nregs[regno][vd->e[regno].mode])
458 return NULL_RTX;
459 }
460
461 for (i = vd->e[regno].oldest_regno; i != regno; i = vd->e[i].next_regno)
462 {
463 enum machine_mode oldmode = vd->e[i].mode;
464 rtx new_rtx;
465
466 if (!in_hard_reg_set_p (reg_class_contents[cl], mode, i))
f90333eb 467 continue;
fac41238
PB
468
469 new_rtx = maybe_mode_change (oldmode, vd->e[regno].mode, mode, i, regno);
470 if (new_rtx)
471 {
472 ORIGINAL_REGNO (new_rtx) = ORIGINAL_REGNO (reg);
473 REG_ATTRS (new_rtx) = REG_ATTRS (reg);
474 REG_POINTER (new_rtx) = REG_POINTER (reg);
475 return new_rtx;
476 }
477 }
478
479 return NULL_RTX;
480}
481
482/* If possible, replace the register at *LOC with the oldest register
483 in register class CL. Return true if successfully replaced. */
484
485static bool
ea8175a4 486replace_oldest_value_reg (rtx *loc, enum reg_class cl, rtx_insn *insn,
fac41238
PB
487 struct value_data *vd)
488{
489 rtx new_rtx = find_oldest_value_reg (cl, *loc, vd);
a2e6c10c 490 if (new_rtx && (!DEBUG_INSN_P (insn) || !skip_debug_insn_p))
fac41238 491 {
e7140c8d
JJ
492 if (DEBUG_INSN_P (insn))
493 {
494 struct queued_debug_insn_change *change;
495
496 if (dump_file)
497 fprintf (dump_file, "debug_insn %u: queued replacing reg %u with %u\n",
498 INSN_UID (insn), REGNO (*loc), REGNO (new_rtx));
499
500 change = (struct queued_debug_insn_change *)
501 pool_alloc (debug_insn_changes_pool);
502 change->next = vd->e[REGNO (new_rtx)].debug_insn_changes;
503 change->insn = insn;
504 change->loc = loc;
505 change->new_rtx = new_rtx;
506 vd->e[REGNO (new_rtx)].debug_insn_changes = change;
507 ++vd->n_debug_insn_changes;
508 return true;
509 }
fac41238
PB
510 if (dump_file)
511 fprintf (dump_file, "insn %u: replaced reg %u with %u\n",
512 INSN_UID (insn), REGNO (*loc), REGNO (new_rtx));
513
514 validate_change (insn, loc, new_rtx, 1);
515 return true;
516 }
517 return false;
518}
519
520/* Similar to replace_oldest_value_reg, but *LOC contains an address.
521 Adapted from find_reloads_address_1. CL is INDEX_REG_CLASS or
522 BASE_REG_CLASS depending on how the register is being considered. */
523
524static bool
525replace_oldest_value_addr (rtx *loc, enum reg_class cl,
86fc3d06 526 enum machine_mode mode, addr_space_t as,
ea8175a4 527 rtx_insn *insn, struct value_data *vd)
fac41238
PB
528{
529 rtx x = *loc;
530 RTX_CODE code = GET_CODE (x);
531 const char *fmt;
532 int i, j;
533 bool changed = false;
534
535 switch (code)
536 {
537 case PLUS:
b5b8b0ac
AO
538 if (DEBUG_INSN_P (insn))
539 break;
540
fac41238
PB
541 {
542 rtx orig_op0 = XEXP (x, 0);
543 rtx orig_op1 = XEXP (x, 1);
544 RTX_CODE code0 = GET_CODE (orig_op0);
545 RTX_CODE code1 = GET_CODE (orig_op1);
546 rtx op0 = orig_op0;
547 rtx op1 = orig_op1;
548 rtx *locI = NULL;
549 rtx *locB = NULL;
550 enum rtx_code index_code = SCRATCH;
551
552 if (GET_CODE (op0) == SUBREG)
553 {
554 op0 = SUBREG_REG (op0);
555 code0 = GET_CODE (op0);
556 }
557
558 if (GET_CODE (op1) == SUBREG)
559 {
560 op1 = SUBREG_REG (op1);
561 code1 = GET_CODE (op1);
562 }
563
564 if (code0 == MULT || code0 == SIGN_EXTEND || code0 == TRUNCATE
565 || code0 == ZERO_EXTEND || code1 == MEM)
566 {
567 locI = &XEXP (x, 0);
568 locB = &XEXP (x, 1);
569 index_code = GET_CODE (*locI);
570 }
571 else if (code1 == MULT || code1 == SIGN_EXTEND || code1 == TRUNCATE
572 || code1 == ZERO_EXTEND || code0 == MEM)
573 {
574 locI = &XEXP (x, 1);
575 locB = &XEXP (x, 0);
576 index_code = GET_CODE (*locI);
577 }
578 else if (code0 == CONST_INT || code0 == CONST
579 || code0 == SYMBOL_REF || code0 == LABEL_REF)
580 {
581 locB = &XEXP (x, 1);
582 index_code = GET_CODE (XEXP (x, 0));
583 }
584 else if (code1 == CONST_INT || code1 == CONST
585 || code1 == SYMBOL_REF || code1 == LABEL_REF)
586 {
587 locB = &XEXP (x, 0);
588 index_code = GET_CODE (XEXP (x, 1));
589 }
590 else if (code0 == REG && code1 == REG)
591 {
592 int index_op;
593 unsigned regno0 = REGNO (op0), regno1 = REGNO (op1);
594
595 if (REGNO_OK_FOR_INDEX_P (regno1)
86fc3d06 596 && regno_ok_for_base_p (regno0, mode, as, PLUS, REG))
fac41238
PB
597 index_op = 1;
598 else if (REGNO_OK_FOR_INDEX_P (regno0)
86fc3d06 599 && regno_ok_for_base_p (regno1, mode, as, PLUS, REG))
fac41238 600 index_op = 0;
86fc3d06 601 else if (regno_ok_for_base_p (regno0, mode, as, PLUS, REG)
fac41238
PB
602 || REGNO_OK_FOR_INDEX_P (regno1))
603 index_op = 1;
86fc3d06 604 else if (regno_ok_for_base_p (regno1, mode, as, PLUS, REG))
fac41238
PB
605 index_op = 0;
606 else
607 index_op = 1;
608
609 locI = &XEXP (x, index_op);
610 locB = &XEXP (x, !index_op);
611 index_code = GET_CODE (*locI);
612 }
613 else if (code0 == REG)
614 {
615 locI = &XEXP (x, 0);
616 locB = &XEXP (x, 1);
617 index_code = GET_CODE (*locI);
618 }
619 else if (code1 == REG)
620 {
621 locI = &XEXP (x, 1);
622 locB = &XEXP (x, 0);
623 index_code = GET_CODE (*locI);
624 }
625
626 if (locI)
86fc3d06
UW
627 changed |= replace_oldest_value_addr (locI, INDEX_REG_CLASS,
628 mode, as, insn, vd);
fac41238
PB
629 if (locB)
630 changed |= replace_oldest_value_addr (locB,
86fc3d06 631 base_reg_class (mode, as, PLUS,
fac41238 632 index_code),
86fc3d06 633 mode, as, insn, vd);
fac41238
PB
634 return changed;
635 }
636
637 case POST_INC:
638 case POST_DEC:
639 case POST_MODIFY:
640 case PRE_INC:
641 case PRE_DEC:
642 case PRE_MODIFY:
643 return false;
644
645 case MEM:
646 return replace_oldest_value_mem (x, insn, vd);
647
648 case REG:
649 return replace_oldest_value_reg (loc, cl, insn, vd);
650
651 default:
652 break;
653 }
654
655 fmt = GET_RTX_FORMAT (code);
656 for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--)
657 {
658 if (fmt[i] == 'e')
86fc3d06 659 changed |= replace_oldest_value_addr (&XEXP (x, i), cl, mode, as,
fac41238
PB
660 insn, vd);
661 else if (fmt[i] == 'E')
662 for (j = XVECLEN (x, i) - 1; j >= 0; j--)
663 changed |= replace_oldest_value_addr (&XVECEXP (x, i, j), cl,
86fc3d06 664 mode, as, insn, vd);
fac41238
PB
665 }
666
667 return changed;
668}
669
670/* Similar to replace_oldest_value_reg, but X contains a memory. */
671
672static bool
ea8175a4 673replace_oldest_value_mem (rtx x, rtx_insn *insn, struct value_data *vd)
fac41238 674{
b5b8b0ac
AO
675 enum reg_class cl;
676
677 if (DEBUG_INSN_P (insn))
678 cl = ALL_REGS;
679 else
86fc3d06 680 cl = base_reg_class (GET_MODE (x), MEM_ADDR_SPACE (x), MEM, SCRATCH);
b5b8b0ac
AO
681
682 return replace_oldest_value_addr (&XEXP (x, 0), cl,
86fc3d06
UW
683 GET_MODE (x), MEM_ADDR_SPACE (x),
684 insn, vd);
fac41238
PB
685}
686
e7140c8d
JJ
687/* Apply all queued updates for DEBUG_INSNs that change some reg to
688 register REGNO. */
689
690static void
691apply_debug_insn_changes (struct value_data *vd, unsigned int regno)
692{
693 struct queued_debug_insn_change *change;
ea8175a4 694 rtx_insn *last_insn = vd->e[regno].debug_insn_changes->insn;
e7140c8d
JJ
695
696 for (change = vd->e[regno].debug_insn_changes;
697 change;
698 change = change->next)
699 {
700 if (last_insn != change->insn)
701 {
702 apply_change_group ();
703 last_insn = change->insn;
704 }
705 validate_change (change->insn, change->loc, change->new_rtx, 1);
706 }
707 apply_change_group ();
708}
709
e7140c8d
JJ
710/* Called via note_uses, for all used registers in a real insn
711 apply DEBUG_INSN changes that change registers to the used
712 registers. */
713
714static void
0d2e76b8 715cprop_find_used_regs (rtx *loc, void *data)
e7140c8d 716{
0d2e76b8
RS
717 struct value_data *const vd = (struct value_data *) data;
718 subrtx_iterator::array_type array;
719 FOR_EACH_SUBRTX (iter, array, *loc, NONCONST)
720 {
721 const_rtx x = *iter;
722 if (REG_P (x))
723 {
724 unsigned int regno = REGNO (x);
725 if (vd->e[regno].debug_insn_changes)
726 {
727 apply_debug_insn_changes (vd, regno);
728 free_debug_insn_changes (vd, regno);
729 }
730 }
731 }
e7140c8d
JJ
732}
733
fac41238
PB
734/* Perform the forward copy propagation on basic block BB. */
735
736static bool
737copyprop_hardreg_forward_1 (basic_block bb, struct value_data *vd)
738{
b5b8b0ac 739 bool anything_changed = false;
ea8175a4 740 rtx_insn *insn;
fac41238
PB
741
742 for (insn = BB_HEAD (bb); ; insn = NEXT_INSN (insn))
743 {
29d70a0f 744 int n_ops, i, predicated;
fac41238
PB
745 bool is_asm, any_replacements;
746 rtx set;
c34fb198 747 rtx link;
fac41238 748 bool replaced[MAX_RECOG_OPERANDS];
b5b8b0ac 749 bool changed = false;
e384e6b5 750 struct kill_set_value_data ksvd;
fac41238 751
b5b8b0ac 752 if (!NONDEBUG_INSN_P (insn))
fac41238 753 {
b5b8b0ac
AO
754 if (DEBUG_INSN_P (insn))
755 {
756 rtx loc = INSN_VAR_LOCATION_LOC (insn);
e7140c8d
JJ
757 if (!VAR_LOC_UNKNOWN_P (loc))
758 replace_oldest_value_addr (&INSN_VAR_LOCATION_LOC (insn),
759 ALL_REGS, GET_MODE (loc),
86fc3d06 760 ADDR_SPACE_GENERIC, insn, vd);
b5b8b0ac
AO
761 }
762
fac41238
PB
763 if (insn == BB_END (bb))
764 break;
765 else
766 continue;
767 }
768
769 set = single_set (insn);
770 extract_insn (insn);
771 if (! constrain_operands (1))
772 fatal_insn_not_found (insn);
1145837d 773 preprocess_constraints (insn);
5efe5dec 774 const operand_alternative *op_alt = which_op_alt ();
fac41238
PB
775 n_ops = recog_data.n_operands;
776 is_asm = asm_noperands (PATTERN (insn)) >= 0;
777
5efe5dec 778 /* Simplify the code below by promoting OP_OUT to OP_INOUT
fac41238
PB
779 in predicated instructions. */
780
781 predicated = GET_CODE (PATTERN (insn)) == COND_EXEC;
782 for (i = 0; i < n_ops; ++i)
783 {
29d70a0f 784 int matches = op_alt[i].matches;
29d70a0f 785 if (matches >= 0 || op_alt[i].matched >= 0
fac41238
PB
786 || (predicated && recog_data.operand_type[i] == OP_OUT))
787 recog_data.operand_type[i] = OP_INOUT;
788 }
789
e7140c8d
JJ
790 /* Apply changes to earlier DEBUG_INSNs if possible. */
791 if (vd->n_debug_insn_changes)
792 note_uses (&PATTERN (insn), cprop_find_used_regs, vd);
793
fac41238
PB
794 /* For each earlyclobber operand, zap the value data. */
795 for (i = 0; i < n_ops; i++)
29d70a0f 796 if (op_alt[i].earlyclobber)
fac41238
PB
797 kill_value (recog_data.operand[i], vd);
798
799 /* Within asms, a clobber cannot overlap inputs or outputs.
800 I wouldn't think this were true for regular insns, but
801 scan_rtx treats them like that... */
802 note_stores (PATTERN (insn), kill_clobbered_value, vd);
803
804 /* Kill all auto-incremented values. */
805 /* ??? REG_INC is useless, since stack pushes aren't done that way. */
4ca738b3 806 kill_autoinc_value (insn, vd);
fac41238
PB
807
808 /* Kill all early-clobbered operands. */
809 for (i = 0; i < n_ops; i++)
29d70a0f 810 if (op_alt[i].earlyclobber)
fac41238
PB
811 kill_value (recog_data.operand[i], vd);
812
c34fb198
RE
813 /* If we have dead sets in the insn, then we need to note these as we
814 would clobbers. */
815 for (link = REG_NOTES (insn); link; link = XEXP (link, 1))
816 {
817 if (REG_NOTE_KIND (link) == REG_UNUSED)
818 {
819 kill_value (XEXP (link, 0), vd);
820 /* Furthermore, if the insn looked like a single-set,
821 but the dead store kills the source value of that
822 set, then we can no-longer use the plain move
823 special case below. */
824 if (set
825 && reg_overlap_mentioned_p (XEXP (link, 0), SET_SRC (set)))
826 set = NULL;
827 }
828 }
829
fac41238
PB
830 /* Special-case plain move instructions, since we may well
831 be able to do the move from a different register class. */
832 if (set && REG_P (SET_SRC (set)))
833 {
834 rtx src = SET_SRC (set);
835 unsigned int regno = REGNO (src);
836 enum machine_mode mode = GET_MODE (src);
837 unsigned int i;
838 rtx new_rtx;
839
840 /* If we are accessing SRC in some mode other that what we
841 set it in, make sure that the replacement is valid. */
842 if (mode != vd->e[regno].mode)
843 {
844 if (hard_regno_nregs[regno][mode]
845 > hard_regno_nregs[regno][vd->e[regno].mode])
846 goto no_move_special_case;
26689420
DM
847
848 /* And likewise, if we are narrowing on big endian the transformation
849 is also invalid. */
850 if (hard_regno_nregs[regno][mode]
851 < hard_regno_nregs[regno][vd->e[regno].mode]
852 && (GET_MODE_SIZE (vd->e[regno].mode) > UNITS_PER_WORD
853 ? WORDS_BIG_ENDIAN : BYTES_BIG_ENDIAN))
854 goto no_move_special_case;
fac41238
PB
855 }
856
857 /* If the destination is also a register, try to find a source
858 register in the same class. */
859 if (REG_P (SET_DEST (set)))
860 {
861 new_rtx = find_oldest_value_reg (REGNO_REG_CLASS (regno), src, vd);
862 if (new_rtx && validate_change (insn, &SET_SRC (set), new_rtx, 0))
863 {
864 if (dump_file)
865 fprintf (dump_file,
866 "insn %u: replaced reg %u with %u\n",
867 INSN_UID (insn), regno, REGNO (new_rtx));
868 changed = true;
869 goto did_replacement;
870 }
3147591f
MS
871 /* We need to re-extract as validate_change clobbers
872 recog_data. */
873 extract_insn (insn);
874 if (! constrain_operands (1))
875 fatal_insn_not_found (insn);
1145837d 876 preprocess_constraints (insn);
fac41238
PB
877 }
878
879 /* Otherwise, try all valid registers and see if its valid. */
880 for (i = vd->e[regno].oldest_regno; i != regno;
881 i = vd->e[i].next_regno)
882 {
883 new_rtx = maybe_mode_change (vd->e[i].mode, vd->e[regno].mode,
884 mode, i, regno);
885 if (new_rtx != NULL_RTX)
886 {
887 if (validate_change (insn, &SET_SRC (set), new_rtx, 0))
888 {
889 ORIGINAL_REGNO (new_rtx) = ORIGINAL_REGNO (src);
890 REG_ATTRS (new_rtx) = REG_ATTRS (src);
891 REG_POINTER (new_rtx) = REG_POINTER (src);
892 if (dump_file)
893 fprintf (dump_file,
894 "insn %u: replaced reg %u with %u\n",
895 INSN_UID (insn), regno, REGNO (new_rtx));
896 changed = true;
897 goto did_replacement;
898 }
3147591f
MS
899 /* We need to re-extract as validate_change clobbers
900 recog_data. */
901 extract_insn (insn);
902 if (! constrain_operands (1))
903 fatal_insn_not_found (insn);
1145837d 904 preprocess_constraints (insn);
fac41238
PB
905 }
906 }
907 }
908 no_move_special_case:
909
910 any_replacements = false;
911
912 /* For each input operand, replace a hard register with the
913 eldest live copy that's in an appropriate register class. */
914 for (i = 0; i < n_ops; i++)
915 {
916 replaced[i] = false;
917
918 /* Don't scan match_operand here, since we've no reg class
919 information to pass down. Any operands that we could
920 substitute in will be represented elsewhere. */
921 if (recog_data.constraints[i][0] == '\0')
922 continue;
923
924 /* Don't replace in asms intentionally referencing hard regs. */
925 if (is_asm && REG_P (recog_data.operand[i])
926 && (REGNO (recog_data.operand[i])
927 == ORIGINAL_REGNO (recog_data.operand[i])))
928 continue;
929
930 if (recog_data.operand_type[i] == OP_IN)
931 {
29d70a0f 932 if (op_alt[i].is_address)
fac41238
PB
933 replaced[i]
934 = replace_oldest_value_addr (recog_data.operand_loc[i],
5efe5dec
RS
935 alternative_class (op_alt, i),
936 VOIDmode, ADDR_SPACE_GENERIC,
937 insn, vd);
fac41238
PB
938 else if (REG_P (recog_data.operand[i]))
939 replaced[i]
940 = replace_oldest_value_reg (recog_data.operand_loc[i],
5efe5dec
RS
941 alternative_class (op_alt, i),
942 insn, vd);
fac41238
PB
943 else if (MEM_P (recog_data.operand[i]))
944 replaced[i] = replace_oldest_value_mem (recog_data.operand[i],
945 insn, vd);
946 }
947 else if (MEM_P (recog_data.operand[i]))
948 replaced[i] = replace_oldest_value_mem (recog_data.operand[i],
949 insn, vd);
950
951 /* If we performed any replacement, update match_dups. */
952 if (replaced[i])
953 {
954 int j;
955 rtx new_rtx;
956
957 new_rtx = *recog_data.operand_loc[i];
958 recog_data.operand[i] = new_rtx;
959 for (j = 0; j < recog_data.n_dups; j++)
960 if (recog_data.dup_num[j] == i)
961 validate_unshare_change (insn, recog_data.dup_loc[j], new_rtx, 1);
962
963 any_replacements = true;
964 }
965 }
966
967 if (any_replacements)
968 {
969 if (! apply_change_group ())
970 {
971 for (i = 0; i < n_ops; i++)
972 if (replaced[i])
973 {
974 rtx old = *recog_data.operand_loc[i];
975 recog_data.operand[i] = old;
976 }
977
978 if (dump_file)
979 fprintf (dump_file,
980 "insn %u: reg replacements not verified\n",
981 INSN_UID (insn));
982 }
983 else
984 changed = true;
985 }
986
987 did_replacement:
b5b8b0ac 988 if (changed)
828f2c8b
JJ
989 {
990 anything_changed = true;
991
992 /* If something changed, perhaps further changes to earlier
993 DEBUG_INSNs can be applied. */
994 if (vd->n_debug_insn_changes)
995 note_uses (&PATTERN (insn), cprop_find_used_regs, vd);
996 }
b5b8b0ac 997
e384e6b5
BS
998 ksvd.vd = vd;
999 ksvd.ignore_set_reg = NULL_RTX;
1000
fac41238
PB
1001 /* Clobber call-clobbered registers. */
1002 if (CALL_P (insn))
e384e6b5 1003 {
c7fb4c7a
SB
1004 unsigned int set_regno = INVALID_REGNUM;
1005 unsigned int set_nregs = 0;
1006 unsigned int regno;
e384e6b5 1007 rtx exp;
c7fb4c7a 1008
e384e6b5
BS
1009 for (exp = CALL_INSN_FUNCTION_USAGE (insn); exp; exp = XEXP (exp, 1))
1010 {
1011 rtx x = XEXP (exp, 0);
1012 if (GET_CODE (x) == SET)
1013 {
1014 rtx dest = SET_DEST (x);
1015 kill_value (dest, vd);
1016 set_value_regno (REGNO (dest), GET_MODE (dest), vd);
1017 copy_value (dest, SET_SRC (x), vd);
1018 ksvd.ignore_set_reg = dest;
1019 set_regno = REGNO (dest);
1020 set_nregs
1021 = hard_regno_nregs[set_regno][GET_MODE (dest)];
1022 break;
1023 }
1024 }
c7fb4c7a 1025
9ccac701
MF
1026 for (regno = 0; regno < FIRST_PSEUDO_REGISTER; regno++)
1027 if ((TEST_HARD_REG_BIT (regs_invalidated_by_call, regno)
1028 || HARD_REGNO_CALL_PART_CLOBBERED (regno, vd->e[regno].mode))
1029 && (regno < set_regno || regno >= set_regno + set_nregs))
c7fb4c7a 1030 kill_value_regno (regno, 1, vd);
c5a44004
JJ
1031
1032 /* If SET was seen in CALL_INSN_FUNCTION_USAGE, and SET_SRC
1033 of the SET isn't in regs_invalidated_by_call hard reg set,
1034 but instead among CLOBBERs on the CALL_INSN, we could wrongly
1035 assume the value in it is still live. */
1036 if (ksvd.ignore_set_reg)
58a41b43
UB
1037 {
1038 note_stores (PATTERN (insn), kill_clobbered_value, vd);
1039 for (exp = CALL_INSN_FUNCTION_USAGE (insn);
1040 exp;
1041 exp = XEXP (exp, 1))
1042 {
1043 rtx x = XEXP (exp, 0);
1044 if (GET_CODE (x) == CLOBBER)
1045 kill_value (SET_DEST (x), vd);
1046 }
1047 }
e384e6b5 1048 }
fac41238
PB
1049
1050 /* Notice stores. */
e384e6b5 1051 note_stores (PATTERN (insn), kill_set_value, &ksvd);
fac41238
PB
1052
1053 /* Notice copies. */
1054 if (set && REG_P (SET_DEST (set)) && REG_P (SET_SRC (set)))
1055 copy_value (SET_DEST (set), SET_SRC (set), vd);
1056
1057 if (insn == BB_END (bb))
1058 break;
1059 }
1060
b5b8b0ac 1061 return anything_changed;
fac41238
PB
1062}
1063
fac41238
PB
1064/* Dump the value chain data to stderr. */
1065
24e47c76 1066DEBUG_FUNCTION void
fac41238
PB
1067debug_value_data (struct value_data *vd)
1068{
1069 HARD_REG_SET set;
1070 unsigned int i, j;
1071
1072 CLEAR_HARD_REG_SET (set);
1073
1074 for (i = 0; i < FIRST_PSEUDO_REGISTER; ++i)
1075 if (vd->e[i].oldest_regno == i)
1076 {
1077 if (vd->e[i].mode == VOIDmode)
1078 {
1079 if (vd->e[i].next_regno != INVALID_REGNUM)
1080 fprintf (stderr, "[%u] Bad next_regno for empty chain (%u)\n",
1081 i, vd->e[i].next_regno);
1082 continue;
1083 }
1084
1085 SET_HARD_REG_BIT (set, i);
1086 fprintf (stderr, "[%u %s] ", i, GET_MODE_NAME (vd->e[i].mode));
1087
1088 for (j = vd->e[i].next_regno;
1089 j != INVALID_REGNUM;
1090 j = vd->e[j].next_regno)
1091 {
1092 if (TEST_HARD_REG_BIT (set, j))
1093 {
1094 fprintf (stderr, "[%u] Loop in regno chain\n", j);
1095 return;
1096 }
1097
1098 if (vd->e[j].oldest_regno != i)
1099 {
1100 fprintf (stderr, "[%u] Bad oldest_regno (%u)\n",
1101 j, vd->e[j].oldest_regno);
1102 return;
1103 }
1104 SET_HARD_REG_BIT (set, j);
1105 fprintf (stderr, "[%u %s] ", j, GET_MODE_NAME (vd->e[j].mode));
1106 }
1107 fputc ('\n', stderr);
1108 }
1109
1110 for (i = 0; i < FIRST_PSEUDO_REGISTER; ++i)
1111 if (! TEST_HARD_REG_BIT (set, i)
1112 && (vd->e[i].mode != VOIDmode
1113 || vd->e[i].oldest_regno != i
1114 || vd->e[i].next_regno != INVALID_REGNUM))
1115 fprintf (stderr, "[%u] Non-empty reg in chain (%s %u %i)\n",
1116 i, GET_MODE_NAME (vd->e[i].mode), vd->e[i].oldest_regno,
1117 vd->e[i].next_regno);
1118}
1119
a2e6c10c
ZC
1120/* Do copyprop_hardreg_forward_1 for a single basic block BB.
1121 DEBUG_INSN is skipped since we do not want to involve DF related
1122 staff as how it is handled in function pass_cprop_hardreg::execute.
1123
1124 NOTE: Currently it is only used for shrink-wrap. Maybe extend it
1125 to handle DEBUG_INSN for other uses. */
1126
1127void
1128copyprop_hardreg_forward_bb_without_debug_insn (basic_block bb)
1129{
1130 struct value_data *vd;
1131 vd = XNEWVEC (struct value_data, 1);
1132 init_value_data (vd);
1133
1134 skip_debug_insn_p = true;
1135 copyprop_hardreg_forward_1 (bb, vd);
1136 free (vd);
1137 skip_debug_insn_p = false;
1138}
1139
fac41238
PB
1140#ifdef ENABLE_CHECKING
1141static void
1142validate_value_data (struct value_data *vd)
1143{
1144 HARD_REG_SET set;
1145 unsigned int i, j;
1146
1147 CLEAR_HARD_REG_SET (set);
1148
1149 for (i = 0; i < FIRST_PSEUDO_REGISTER; ++i)
1150 if (vd->e[i].oldest_regno == i)
1151 {
1152 if (vd->e[i].mode == VOIDmode)
1153 {
1154 if (vd->e[i].next_regno != INVALID_REGNUM)
1155 internal_error ("validate_value_data: [%u] Bad next_regno for empty chain (%u)",
1156 i, vd->e[i].next_regno);
1157 continue;
1158 }
1159
1160 SET_HARD_REG_BIT (set, i);
1161
1162 for (j = vd->e[i].next_regno;
1163 j != INVALID_REGNUM;
1164 j = vd->e[j].next_regno)
1165 {
1166 if (TEST_HARD_REG_BIT (set, j))
1167 internal_error ("validate_value_data: Loop in regno chain (%u)",
1168 j);
1169 if (vd->e[j].oldest_regno != i)
1170 internal_error ("validate_value_data: [%u] Bad oldest_regno (%u)",
1171 j, vd->e[j].oldest_regno);
1172
1173 SET_HARD_REG_BIT (set, j);
1174 }
1175 }
1176
1177 for (i = 0; i < FIRST_PSEUDO_REGISTER; ++i)
1178 if (! TEST_HARD_REG_BIT (set, i)
1179 && (vd->e[i].mode != VOIDmode
1180 || vd->e[i].oldest_regno != i
1181 || vd->e[i].next_regno != INVALID_REGNUM))
1182 internal_error ("validate_value_data: [%u] Non-empty reg in chain (%s %u %i)",
1183 i, GET_MODE_NAME (vd->e[i].mode), vd->e[i].oldest_regno,
1184 vd->e[i].next_regno);
1185}
1186#endif
1187\f
27a4cd48
DM
1188namespace {
1189
1190const pass_data pass_data_cprop_hardreg =
fac41238 1191{
27a4cd48
DM
1192 RTL_PASS, /* type */
1193 "cprop_hardreg", /* name */
1194 OPTGROUP_NONE, /* optinfo_flags */
27a4cd48
DM
1195 TV_CPROP_REGISTERS, /* tv_id */
1196 0, /* properties_required */
1197 0, /* properties_provided */
1198 0, /* properties_destroyed */
1199 0, /* todo_flags_start */
3bea341f 1200 TODO_df_finish, /* todo_flags_finish */
fac41238 1201};
27a4cd48
DM
1202
1203class pass_cprop_hardreg : public rtl_opt_pass
1204{
1205public:
c3284718
RS
1206 pass_cprop_hardreg (gcc::context *ctxt)
1207 : rtl_opt_pass (pass_data_cprop_hardreg, ctxt)
27a4cd48
DM
1208 {}
1209
1210 /* opt_pass methods: */
1a3d085c
TS
1211 virtual bool gate (function *)
1212 {
1213 return (optimize > 0 && (flag_cprop_registers));
1214 }
1215
be55bfe6 1216 virtual unsigned int execute (function *);
27a4cd48
DM
1217
1218}; // class pass_cprop_hardreg
1219
be55bfe6
TS
1220unsigned int
1221pass_cprop_hardreg::execute (function *fun)
1222{
1223 struct value_data *all_vd;
1224 basic_block bb;
1225 sbitmap visited;
1226 bool analyze_called = false;
1227
1228 all_vd = XNEWVEC (struct value_data, last_basic_block_for_fn (fun));
1229
1230 visited = sbitmap_alloc (last_basic_block_for_fn (fun));
1231 bitmap_clear (visited);
1232
1233 if (MAY_HAVE_DEBUG_INSNS)
1234 debug_insn_changes_pool
1235 = create_alloc_pool ("debug insn changes pool",
1236 sizeof (struct queued_debug_insn_change), 256);
1237
1238 FOR_EACH_BB_FN (bb, fun)
1239 {
1240 bitmap_set_bit (visited, bb->index);
1241
1242 /* If a block has a single predecessor, that we've already
1243 processed, begin with the value data that was live at
1244 the end of the predecessor block. */
1245 /* ??? Ought to use more intelligent queuing of blocks. */
1246 if (single_pred_p (bb)
1247 && bitmap_bit_p (visited, single_pred (bb)->index)
1248 && ! (single_pred_edge (bb)->flags & (EDGE_ABNORMAL_CALL | EDGE_EH)))
1249 {
1250 all_vd[bb->index] = all_vd[single_pred (bb)->index];
1251 if (all_vd[bb->index].n_debug_insn_changes)
1252 {
1253 unsigned int regno;
1254
1255 for (regno = 0; regno < FIRST_PSEUDO_REGISTER; regno++)
1256 {
1257 if (all_vd[bb->index].e[regno].debug_insn_changes)
1258 {
1259 all_vd[bb->index].e[regno].debug_insn_changes = NULL;
1260 if (--all_vd[bb->index].n_debug_insn_changes == 0)
1261 break;
1262 }
1263 }
1264 }
1265 }
1266 else
1267 init_value_data (all_vd + bb->index);
1268
1269 copyprop_hardreg_forward_1 (bb, all_vd + bb->index);
1270 }
1271
1272 if (MAY_HAVE_DEBUG_INSNS)
1273 {
1274 FOR_EACH_BB_FN (bb, fun)
1275 if (bitmap_bit_p (visited, bb->index)
1276 && all_vd[bb->index].n_debug_insn_changes)
1277 {
1278 unsigned int regno;
1279 bitmap live;
1280
1281 if (!analyze_called)
1282 {
1283 df_analyze ();
1284 analyze_called = true;
1285 }
1286 live = df_get_live_out (bb);
1287 for (regno = 0; regno < FIRST_PSEUDO_REGISTER; regno++)
1288 if (all_vd[bb->index].e[regno].debug_insn_changes)
1289 {
1290 if (REGNO_REG_SET_P (live, regno))
1291 apply_debug_insn_changes (all_vd + bb->index, regno);
1292 if (all_vd[bb->index].n_debug_insn_changes == 0)
1293 break;
1294 }
1295 }
1296
1297 free_alloc_pool (debug_insn_changes_pool);
1298 }
1299
1300 sbitmap_free (visited);
1301 free (all_vd);
1302 return 0;
1303}
1304
27a4cd48
DM
1305} // anon namespace
1306
1307rtl_opt_pass *
1308make_pass_cprop_hardreg (gcc::context *ctxt)
1309{
1310 return new pass_cprop_hardreg (ctxt);
1311}