]>
Commit | Line | Data |
---|---|---|
2c88418c | 1 | /* Analyze RTL for C-Compiler |
af841dbd | 2 | Copyright (C) 1987, 1988, 1992, 1993, 1994, 1995, 1996, 1997, 1998, |
9ce79a7a | 3 | 1999, 2000, 2001, 2002, 2003, 2004 Free Software Foundation, Inc. |
2c88418c | 4 | |
1322177d | 5 | This file is part of GCC. |
2c88418c | 6 | |
1322177d LB |
7 | GCC is free software; you can redistribute it and/or modify it under |
8 | the terms of the GNU General Public License as published by the Free | |
9 | Software Foundation; either version 2, or (at your option) any later | |
10 | version. | |
2c88418c | 11 | |
1322177d LB |
12 | GCC is distributed in the hope that it will be useful, but WITHOUT ANY |
13 | WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
15 | for more details. | |
2c88418c RS |
16 | |
17 | You should have received a copy of the GNU General Public License | |
1322177d LB |
18 | along with GCC; see the file COPYING. If not, write to the Free |
19 | Software Foundation, 59 Temple Place - Suite 330, Boston, MA | |
20 | 02111-1307, USA. */ | |
2c88418c RS |
21 | |
22 | ||
23 | #include "config.h" | |
670ee920 | 24 | #include "system.h" |
4977bab6 ZW |
25 | #include "coretypes.h" |
26 | #include "tm.h" | |
e35b9579 | 27 | #include "toplev.h" |
2c88418c | 28 | #include "rtl.h" |
3335f1d9 | 29 | #include "hard-reg-set.h" |
bc204393 RH |
30 | #include "insn-config.h" |
31 | #include "recog.h" | |
f894b69b PB |
32 | #include "target.h" |
33 | #include "output.h" | |
91ea4f8d | 34 | #include "tm_p.h" |
f5eb5fd0 | 35 | #include "flags.h" |
71d2c5bd | 36 | #include "basic-block.h" |
52bfebf0 | 37 | #include "real.h" |
66fd46b6 | 38 | #include "regs.h" |
2c88418c | 39 | |
e2373f95 | 40 | /* Forward declarations */ |
0c20a65f AJ |
41 | static int global_reg_mentioned_p_1 (rtx *, void *); |
42 | static void set_of_1 (rtx, rtx, void *); | |
43 | static void insn_dependent_p_1 (rtx, rtx, void *); | |
44 | static int rtx_referenced_p_1 (rtx *, void *); | |
45 | static int computed_jump_p_1 (rtx); | |
46 | static void parms_set (rtx, rtx, void *); | |
47 | static bool hoist_test_store (rtx, rtx, regset); | |
48 | static void hoist_update_store (rtx, rtx *, rtx, rtx); | |
2a1777af | 49 | |
2c88418c RS |
50 | /* Bit flags that specify the machine subtype we are compiling for. |
51 | Bits are tested using macros TARGET_... defined in the tm.h file | |
52 | and set by `-m...' switches. Must be defined in rtlanal.c. */ | |
53 | ||
54 | int target_flags; | |
55 | \f | |
56 | /* Return 1 if the value of X is unstable | |
57 | (would be different at a different point in the program). | |
58 | The frame pointer, arg pointer, etc. are considered stable | |
59 | (within one function) and so is anything marked `unchanging'. */ | |
60 | ||
61 | int | |
0c20a65f | 62 | rtx_unstable_p (rtx x) |
2c88418c | 63 | { |
b3694847 SS |
64 | RTX_CODE code = GET_CODE (x); |
65 | int i; | |
66 | const char *fmt; | |
2c88418c | 67 | |
ae0fb1b9 JW |
68 | switch (code) |
69 | { | |
70 | case MEM: | |
71 | return ! RTX_UNCHANGING_P (x) || rtx_unstable_p (XEXP (x, 0)); | |
2c88418c | 72 | |
ae0fb1b9 JW |
73 | case QUEUED: |
74 | return 1; | |
2c88418c | 75 | |
978f547f | 76 | case ADDRESSOF: |
ae0fb1b9 JW |
77 | case CONST: |
78 | case CONST_INT: | |
79 | case CONST_DOUBLE: | |
69ef87e2 | 80 | case CONST_VECTOR: |
ae0fb1b9 JW |
81 | case SYMBOL_REF: |
82 | case LABEL_REF: | |
83 | return 0; | |
2c88418c | 84 | |
ae0fb1b9 JW |
85 | case REG: |
86 | /* As in rtx_varies_p, we have to use the actual rtx, not reg number. */ | |
c0fc376b | 87 | if (x == frame_pointer_rtx || x == hard_frame_pointer_rtx |
3335f1d9 JL |
88 | /* The arg pointer varies if it is not a fixed register. */ |
89 | || (x == arg_pointer_rtx && fixed_regs[ARG_POINTER_REGNUM]) | |
90 | || RTX_UNCHANGING_P (x)) | |
c0fc376b RH |
91 | return 0; |
92 | #ifndef PIC_OFFSET_TABLE_REG_CALL_CLOBBERED | |
93 | /* ??? When call-clobbered, the value is stable modulo the restore | |
94 | that must happen after a call. This currently screws up local-alloc | |
95 | into believing that the restore is not needed. */ | |
96 | if (x == pic_offset_table_rtx) | |
97 | return 0; | |
98 | #endif | |
99 | return 1; | |
ae0fb1b9 JW |
100 | |
101 | case ASM_OPERANDS: | |
102 | if (MEM_VOLATILE_P (x)) | |
103 | return 1; | |
104 | ||
5d3cc252 | 105 | /* Fall through. */ |
ae0fb1b9 JW |
106 | |
107 | default: | |
108 | break; | |
109 | } | |
2c88418c RS |
110 | |
111 | fmt = GET_RTX_FORMAT (code); | |
112 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
113 | if (fmt[i] == 'e') | |
9c82ac6b JW |
114 | { |
115 | if (rtx_unstable_p (XEXP (x, i))) | |
116 | return 1; | |
117 | } | |
118 | else if (fmt[i] == 'E') | |
119 | { | |
120 | int j; | |
121 | for (j = 0; j < XVECLEN (x, i); j++) | |
122 | if (rtx_unstable_p (XVECEXP (x, i, j))) | |
123 | return 1; | |
124 | } | |
125 | ||
2c88418c RS |
126 | return 0; |
127 | } | |
128 | ||
129 | /* Return 1 if X has a value that can vary even between two | |
130 | executions of the program. 0 means X can be compared reliably | |
131 | against certain constants or near-constants. | |
e38fe8e0 BS |
132 | FOR_ALIAS is nonzero if we are called from alias analysis; if it is |
133 | zero, we are slightly more conservative. | |
2c88418c RS |
134 | The frame pointer and the arg pointer are considered constant. */ |
135 | ||
136 | int | |
0c20a65f | 137 | rtx_varies_p (rtx x, int for_alias) |
2c88418c | 138 | { |
e978d62e | 139 | RTX_CODE code; |
b3694847 SS |
140 | int i; |
141 | const char *fmt; | |
2c88418c | 142 | |
e978d62e PB |
143 | if (!x) |
144 | return 0; | |
145 | ||
146 | code = GET_CODE (x); | |
2c88418c RS |
147 | switch (code) |
148 | { | |
149 | case MEM: | |
e38fe8e0 | 150 | return ! RTX_UNCHANGING_P (x) || rtx_varies_p (XEXP (x, 0), for_alias); |
55efb413 | 151 | |
2c88418c RS |
152 | case QUEUED: |
153 | return 1; | |
154 | ||
155 | case CONST: | |
156 | case CONST_INT: | |
157 | case CONST_DOUBLE: | |
69ef87e2 | 158 | case CONST_VECTOR: |
2c88418c RS |
159 | case SYMBOL_REF: |
160 | case LABEL_REF: | |
161 | return 0; | |
162 | ||
4977bab6 ZW |
163 | case ADDRESSOF: |
164 | /* This will resolve to some offset from the frame pointer. */ | |
165 | return 0; | |
166 | ||
2c88418c RS |
167 | case REG: |
168 | /* Note that we have to test for the actual rtx used for the frame | |
169 | and arg pointers and not just the register number in case we have | |
170 | eliminated the frame and/or arg pointer and are using it | |
171 | for pseudos. */ | |
c0fc376b | 172 | if (x == frame_pointer_rtx || x == hard_frame_pointer_rtx |
3335f1d9 JL |
173 | /* The arg pointer varies if it is not a fixed register. */ |
174 | || (x == arg_pointer_rtx && fixed_regs[ARG_POINTER_REGNUM])) | |
c0fc376b | 175 | return 0; |
e38fe8e0 BS |
176 | if (x == pic_offset_table_rtx |
177 | #ifdef PIC_OFFSET_TABLE_REG_CALL_CLOBBERED | |
178 | /* ??? When call-clobbered, the value is stable modulo the restore | |
179 | that must happen after a call. This currently screws up | |
180 | local-alloc into believing that the restore is not needed, so we | |
181 | must return 0 only if we are called from alias analysis. */ | |
182 | && for_alias | |
c0fc376b | 183 | #endif |
e38fe8e0 BS |
184 | ) |
185 | return 0; | |
c0fc376b | 186 | return 1; |
2c88418c RS |
187 | |
188 | case LO_SUM: | |
189 | /* The operand 0 of a LO_SUM is considered constant | |
e7d96a83 JW |
190 | (in fact it is related specifically to operand 1) |
191 | during alias analysis. */ | |
192 | return (! for_alias && rtx_varies_p (XEXP (x, 0), for_alias)) | |
193 | || rtx_varies_p (XEXP (x, 1), for_alias); | |
a6a2274a | 194 | |
ae0fb1b9 JW |
195 | case ASM_OPERANDS: |
196 | if (MEM_VOLATILE_P (x)) | |
197 | return 1; | |
198 | ||
5d3cc252 | 199 | /* Fall through. */ |
ae0fb1b9 | 200 | |
e9a25f70 JL |
201 | default: |
202 | break; | |
2c88418c RS |
203 | } |
204 | ||
205 | fmt = GET_RTX_FORMAT (code); | |
206 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
207 | if (fmt[i] == 'e') | |
9c82ac6b | 208 | { |
e38fe8e0 | 209 | if (rtx_varies_p (XEXP (x, i), for_alias)) |
9c82ac6b JW |
210 | return 1; |
211 | } | |
212 | else if (fmt[i] == 'E') | |
213 | { | |
214 | int j; | |
215 | for (j = 0; j < XVECLEN (x, i); j++) | |
e38fe8e0 | 216 | if (rtx_varies_p (XVECEXP (x, i, j), for_alias)) |
9c82ac6b JW |
217 | return 1; |
218 | } | |
219 | ||
2c88418c RS |
220 | return 0; |
221 | } | |
222 | ||
223 | /* Return 0 if the use of X as an address in a MEM can cause a trap. */ | |
224 | ||
e38fe8e0 | 225 | int |
0c20a65f | 226 | rtx_addr_can_trap_p (rtx x) |
2c88418c | 227 | { |
b3694847 | 228 | enum rtx_code code = GET_CODE (x); |
2c88418c RS |
229 | |
230 | switch (code) | |
231 | { | |
232 | case SYMBOL_REF: | |
ff0b6b99 FS |
233 | return SYMBOL_REF_WEAK (x); |
234 | ||
2c88418c | 235 | case LABEL_REF: |
2c88418c RS |
236 | return 0; |
237 | ||
4977bab6 ZW |
238 | case ADDRESSOF: |
239 | /* This will resolve to some offset from the frame pointer. */ | |
240 | return 0; | |
241 | ||
2c88418c RS |
242 | case REG: |
243 | /* As in rtx_varies_p, we have to use the actual rtx, not reg number. */ | |
4f73495e RH |
244 | if (x == frame_pointer_rtx || x == hard_frame_pointer_rtx |
245 | || x == stack_pointer_rtx | |
246 | /* The arg pointer varies if it is not a fixed register. */ | |
247 | || (x == arg_pointer_rtx && fixed_regs[ARG_POINTER_REGNUM])) | |
248 | return 0; | |
249 | /* All of the virtual frame registers are stack references. */ | |
250 | if (REGNO (x) >= FIRST_VIRTUAL_REGISTER | |
251 | && REGNO (x) <= LAST_VIRTUAL_REGISTER) | |
252 | return 0; | |
253 | return 1; | |
2c88418c RS |
254 | |
255 | case CONST: | |
256 | return rtx_addr_can_trap_p (XEXP (x, 0)); | |
257 | ||
258 | case PLUS: | |
259 | /* An address is assumed not to trap if it is an address that can't | |
55efb413 JW |
260 | trap plus a constant integer or it is the pic register plus a |
261 | constant. */ | |
262 | return ! ((! rtx_addr_can_trap_p (XEXP (x, 0)) | |
263 | && GET_CODE (XEXP (x, 1)) == CONST_INT) | |
264 | || (XEXP (x, 0) == pic_offset_table_rtx | |
265 | && CONSTANT_P (XEXP (x, 1)))); | |
2c88418c RS |
266 | |
267 | case LO_SUM: | |
4f73495e | 268 | case PRE_MODIFY: |
2c88418c | 269 | return rtx_addr_can_trap_p (XEXP (x, 1)); |
4f73495e RH |
270 | |
271 | case PRE_DEC: | |
272 | case PRE_INC: | |
273 | case POST_DEC: | |
274 | case POST_INC: | |
275 | case POST_MODIFY: | |
276 | return rtx_addr_can_trap_p (XEXP (x, 0)); | |
277 | ||
e9a25f70 JL |
278 | default: |
279 | break; | |
2c88418c RS |
280 | } |
281 | ||
282 | /* If it isn't one of the case above, it can cause a trap. */ | |
283 | return 1; | |
284 | } | |
285 | ||
4977bab6 ZW |
286 | /* Return true if X is an address that is known to not be zero. */ |
287 | ||
288 | bool | |
0c20a65f | 289 | nonzero_address_p (rtx x) |
4977bab6 ZW |
290 | { |
291 | enum rtx_code code = GET_CODE (x); | |
292 | ||
293 | switch (code) | |
294 | { | |
295 | case SYMBOL_REF: | |
296 | return !SYMBOL_REF_WEAK (x); | |
297 | ||
298 | case LABEL_REF: | |
299 | return true; | |
300 | ||
301 | case ADDRESSOF: | |
302 | /* This will resolve to some offset from the frame pointer. */ | |
303 | return true; | |
304 | ||
305 | case REG: | |
306 | /* As in rtx_varies_p, we have to use the actual rtx, not reg number. */ | |
307 | if (x == frame_pointer_rtx || x == hard_frame_pointer_rtx | |
308 | || x == stack_pointer_rtx | |
309 | || (x == arg_pointer_rtx && fixed_regs[ARG_POINTER_REGNUM])) | |
310 | return true; | |
311 | /* All of the virtual frame registers are stack references. */ | |
312 | if (REGNO (x) >= FIRST_VIRTUAL_REGISTER | |
313 | && REGNO (x) <= LAST_VIRTUAL_REGISTER) | |
314 | return true; | |
315 | return false; | |
316 | ||
317 | case CONST: | |
318 | return nonzero_address_p (XEXP (x, 0)); | |
319 | ||
320 | case PLUS: | |
321 | if (GET_CODE (XEXP (x, 1)) == CONST_INT) | |
322 | { | |
323 | /* Pointers aren't allowed to wrap. If we've got a register | |
324 | that is known to be a pointer, and a positive offset, then | |
325 | the composite can't be zero. */ | |
326 | if (INTVAL (XEXP (x, 1)) > 0 | |
327 | && REG_P (XEXP (x, 0)) | |
328 | && REG_POINTER (XEXP (x, 0))) | |
329 | return true; | |
330 | ||
331 | return nonzero_address_p (XEXP (x, 0)); | |
332 | } | |
333 | /* Handle PIC references. */ | |
334 | else if (XEXP (x, 0) == pic_offset_table_rtx | |
335 | && CONSTANT_P (XEXP (x, 1))) | |
336 | return true; | |
337 | return false; | |
338 | ||
339 | case PRE_MODIFY: | |
340 | /* Similar to the above; allow positive offsets. Further, since | |
341 | auto-inc is only allowed in memories, the register must be a | |
342 | pointer. */ | |
343 | if (GET_CODE (XEXP (x, 1)) == CONST_INT | |
344 | && INTVAL (XEXP (x, 1)) > 0) | |
345 | return true; | |
346 | return nonzero_address_p (XEXP (x, 0)); | |
347 | ||
348 | case PRE_INC: | |
349 | /* Similarly. Further, the offset is always positive. */ | |
350 | return true; | |
351 | ||
352 | case PRE_DEC: | |
353 | case POST_DEC: | |
354 | case POST_INC: | |
355 | case POST_MODIFY: | |
356 | return nonzero_address_p (XEXP (x, 0)); | |
357 | ||
358 | case LO_SUM: | |
359 | return nonzero_address_p (XEXP (x, 1)); | |
360 | ||
361 | default: | |
362 | break; | |
363 | } | |
364 | ||
365 | /* If it isn't one of the case above, might be zero. */ | |
366 | return false; | |
367 | } | |
368 | ||
a6a2274a | 369 | /* Return 1 if X refers to a memory location whose address |
2c88418c | 370 | cannot be compared reliably with constant addresses, |
a6a2274a | 371 | or if X refers to a BLKmode memory object. |
e38fe8e0 BS |
372 | FOR_ALIAS is nonzero if we are called from alias analysis; if it is |
373 | zero, we are slightly more conservative. */ | |
2c88418c RS |
374 | |
375 | int | |
0c20a65f | 376 | rtx_addr_varies_p (rtx x, int for_alias) |
2c88418c | 377 | { |
b3694847 SS |
378 | enum rtx_code code; |
379 | int i; | |
380 | const char *fmt; | |
2c88418c RS |
381 | |
382 | if (x == 0) | |
383 | return 0; | |
384 | ||
385 | code = GET_CODE (x); | |
386 | if (code == MEM) | |
e38fe8e0 | 387 | return GET_MODE (x) == BLKmode || rtx_varies_p (XEXP (x, 0), for_alias); |
2c88418c RS |
388 | |
389 | fmt = GET_RTX_FORMAT (code); | |
390 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
391 | if (fmt[i] == 'e') | |
833c0b26 | 392 | { |
e38fe8e0 | 393 | if (rtx_addr_varies_p (XEXP (x, i), for_alias)) |
833c0b26 RK |
394 | return 1; |
395 | } | |
396 | else if (fmt[i] == 'E') | |
397 | { | |
398 | int j; | |
399 | for (j = 0; j < XVECLEN (x, i); j++) | |
e38fe8e0 | 400 | if (rtx_addr_varies_p (XVECEXP (x, i, j), for_alias)) |
833c0b26 RK |
401 | return 1; |
402 | } | |
2c88418c RS |
403 | return 0; |
404 | } | |
405 | \f | |
406 | /* Return the value of the integer term in X, if one is apparent; | |
407 | otherwise return 0. | |
408 | Only obvious integer terms are detected. | |
3ef42a0c | 409 | This is used in cse.c with the `related_value' field. */ |
2c88418c | 410 | |
c166a311 | 411 | HOST_WIDE_INT |
0c20a65f | 412 | get_integer_term (rtx x) |
2c88418c RS |
413 | { |
414 | if (GET_CODE (x) == CONST) | |
415 | x = XEXP (x, 0); | |
416 | ||
417 | if (GET_CODE (x) == MINUS | |
418 | && GET_CODE (XEXP (x, 1)) == CONST_INT) | |
419 | return - INTVAL (XEXP (x, 1)); | |
420 | if (GET_CODE (x) == PLUS | |
421 | && GET_CODE (XEXP (x, 1)) == CONST_INT) | |
422 | return INTVAL (XEXP (x, 1)); | |
423 | return 0; | |
424 | } | |
425 | ||
426 | /* If X is a constant, return the value sans apparent integer term; | |
427 | otherwise return 0. | |
428 | Only obvious integer terms are detected. */ | |
429 | ||
430 | rtx | |
0c20a65f | 431 | get_related_value (rtx x) |
2c88418c RS |
432 | { |
433 | if (GET_CODE (x) != CONST) | |
434 | return 0; | |
435 | x = XEXP (x, 0); | |
436 | if (GET_CODE (x) == PLUS | |
437 | && GET_CODE (XEXP (x, 1)) == CONST_INT) | |
438 | return XEXP (x, 0); | |
439 | else if (GET_CODE (x) == MINUS | |
440 | && GET_CODE (XEXP (x, 1)) == CONST_INT) | |
441 | return XEXP (x, 0); | |
442 | return 0; | |
443 | } | |
444 | \f | |
d644189f JW |
445 | /* Given a tablejump insn INSN, return the RTL expression for the offset |
446 | into the jump table. If the offset cannot be determined, then return | |
447 | NULL_RTX. | |
448 | ||
40f03658 | 449 | If EARLIEST is nonzero, it is a pointer to a place where the earliest |
d644189f JW |
450 | insn used in locating the offset was found. */ |
451 | ||
452 | rtx | |
0c20a65f | 453 | get_jump_table_offset (rtx insn, rtx *earliest) |
d644189f JW |
454 | { |
455 | rtx label; | |
456 | rtx table; | |
457 | rtx set; | |
458 | rtx old_insn; | |
459 | rtx x; | |
460 | rtx old_x; | |
461 | rtx y; | |
462 | rtx old_y; | |
463 | int i; | |
d644189f | 464 | |
e1233a7d | 465 | if (!tablejump_p (insn, &label, &table) || !(set = single_set (insn))) |
d644189f JW |
466 | return NULL_RTX; |
467 | ||
468 | x = SET_SRC (set); | |
469 | ||
470 | /* Some targets (eg, ARM) emit a tablejump that also | |
471 | contains the out-of-range target. */ | |
472 | if (GET_CODE (x) == IF_THEN_ELSE | |
473 | && GET_CODE (XEXP (x, 2)) == LABEL_REF) | |
474 | x = XEXP (x, 1); | |
475 | ||
476 | /* Search backwards and locate the expression stored in X. */ | |
477 | for (old_x = NULL_RTX; GET_CODE (x) == REG && x != old_x; | |
478 | old_x = x, x = find_last_value (x, &insn, NULL_RTX, 0)) | |
479 | ; | |
480 | ||
481 | /* If X is an expression using a relative address then strip | |
482 | off the addition / subtraction of PC, PIC_OFFSET_TABLE_REGNUM, | |
483 | or the jump table label. */ | |
484 | if (GET_CODE (PATTERN (table)) == ADDR_DIFF_VEC | |
485 | && (GET_CODE (x) == PLUS || GET_CODE (x) == MINUS)) | |
486 | { | |
487 | for (i = 0; i < 2; i++) | |
488 | { | |
489 | old_insn = insn; | |
490 | y = XEXP (x, i); | |
491 | ||
492 | if (y == pc_rtx || y == pic_offset_table_rtx) | |
493 | break; | |
494 | ||
495 | for (old_y = NULL_RTX; GET_CODE (y) == REG && y != old_y; | |
496 | old_y = y, y = find_last_value (y, &old_insn, NULL_RTX, 0)) | |
497 | ; | |
498 | ||
499 | if ((GET_CODE (y) == LABEL_REF && XEXP (y, 0) == label)) | |
500 | break; | |
501 | } | |
502 | ||
503 | if (i >= 2) | |
504 | return NULL_RTX; | |
505 | ||
506 | x = XEXP (x, 1 - i); | |
507 | ||
508 | for (old_x = NULL_RTX; GET_CODE (x) == REG && x != old_x; | |
509 | old_x = x, x = find_last_value (x, &insn, NULL_RTX, 0)) | |
510 | ; | |
511 | } | |
512 | ||
513 | /* Strip off any sign or zero extension. */ | |
514 | if (GET_CODE (x) == SIGN_EXTEND || GET_CODE (x) == ZERO_EXTEND) | |
515 | { | |
516 | x = XEXP (x, 0); | |
517 | ||
518 | for (old_x = NULL_RTX; GET_CODE (x) == REG && x != old_x; | |
519 | old_x = x, x = find_last_value (x, &insn, NULL_RTX, 0)) | |
520 | ; | |
521 | } | |
522 | ||
523 | /* If X isn't a MEM then this isn't a tablejump we understand. */ | |
524 | if (GET_CODE (x) != MEM) | |
525 | return NULL_RTX; | |
526 | ||
527 | /* Strip off the MEM. */ | |
528 | x = XEXP (x, 0); | |
529 | ||
530 | for (old_x = NULL_RTX; GET_CODE (x) == REG && x != old_x; | |
531 | old_x = x, x = find_last_value (x, &insn, NULL_RTX, 0)) | |
532 | ; | |
533 | ||
534 | /* If X isn't a PLUS than this isn't a tablejump we understand. */ | |
535 | if (GET_CODE (x) != PLUS) | |
536 | return NULL_RTX; | |
537 | ||
538 | /* At this point we should have an expression representing the jump table | |
539 | plus an offset. Examine each operand in order to determine which one | |
540 | represents the jump table. Knowing that tells us that the other operand | |
541 | must represent the offset. */ | |
542 | for (i = 0; i < 2; i++) | |
543 | { | |
544 | old_insn = insn; | |
545 | y = XEXP (x, i); | |
546 | ||
547 | for (old_y = NULL_RTX; GET_CODE (y) == REG && y != old_y; | |
548 | old_y = y, y = find_last_value (y, &old_insn, NULL_RTX, 0)) | |
549 | ; | |
550 | ||
551 | if ((GET_CODE (y) == CONST || GET_CODE (y) == LABEL_REF) | |
552 | && reg_mentioned_p (label, y)) | |
553 | break; | |
554 | } | |
555 | ||
556 | if (i >= 2) | |
557 | return NULL_RTX; | |
558 | ||
559 | x = XEXP (x, 1 - i); | |
560 | ||
561 | /* Strip off the addition / subtraction of PIC_OFFSET_TABLE_REGNUM. */ | |
562 | if (GET_CODE (x) == PLUS || GET_CODE (x) == MINUS) | |
563 | for (i = 0; i < 2; i++) | |
564 | if (XEXP (x, i) == pic_offset_table_rtx) | |
565 | { | |
566 | x = XEXP (x, 1 - i); | |
567 | break; | |
568 | } | |
569 | ||
570 | if (earliest) | |
571 | *earliest = insn; | |
572 | ||
573 | /* Return the RTL expression representing the offset. */ | |
574 | return x; | |
575 | } | |
576 | \f | |
c14b9960 JW |
577 | /* A subroutine of global_reg_mentioned_p, returns 1 if *LOC mentions |
578 | a global register. */ | |
579 | ||
580 | static int | |
0c20a65f | 581 | global_reg_mentioned_p_1 (rtx *loc, void *data ATTRIBUTE_UNUSED) |
c14b9960 JW |
582 | { |
583 | int regno; | |
584 | rtx x = *loc; | |
585 | ||
586 | if (! x) | |
587 | return 0; | |
588 | ||
589 | switch (GET_CODE (x)) | |
590 | { | |
591 | case SUBREG: | |
592 | if (GET_CODE (SUBREG_REG (x)) == REG) | |
593 | { | |
594 | if (REGNO (SUBREG_REG (x)) < FIRST_PSEUDO_REGISTER | |
595 | && global_regs[subreg_regno (x)]) | |
596 | return 1; | |
597 | return 0; | |
598 | } | |
599 | break; | |
600 | ||
601 | case REG: | |
602 | regno = REGNO (x); | |
603 | if (regno < FIRST_PSEUDO_REGISTER && global_regs[regno]) | |
604 | return 1; | |
605 | return 0; | |
606 | ||
607 | case SCRATCH: | |
608 | case PC: | |
609 | case CC0: | |
610 | case CONST_INT: | |
611 | case CONST_DOUBLE: | |
612 | case CONST: | |
613 | case LABEL_REF: | |
614 | return 0; | |
615 | ||
616 | case CALL: | |
617 | /* A non-constant call might use a global register. */ | |
618 | return 1; | |
619 | ||
620 | default: | |
621 | break; | |
622 | } | |
623 | ||
624 | return 0; | |
625 | } | |
626 | ||
40f03658 | 627 | /* Returns nonzero if X mentions a global register. */ |
c14b9960 JW |
628 | |
629 | int | |
0c20a65f | 630 | global_reg_mentioned_p (rtx x) |
c14b9960 | 631 | { |
c14b9960 JW |
632 | if (INSN_P (x)) |
633 | { | |
634 | if (GET_CODE (x) == CALL_INSN) | |
635 | { | |
636 | if (! CONST_OR_PURE_CALL_P (x)) | |
637 | return 1; | |
638 | x = CALL_INSN_FUNCTION_USAGE (x); | |
639 | if (x == 0) | |
640 | return 0; | |
a6a2274a | 641 | } |
c14b9960 | 642 | else |
a6a2274a | 643 | x = PATTERN (x); |
c14b9960 JW |
644 | } |
645 | ||
646 | return for_each_rtx (&x, global_reg_mentioned_p_1, NULL); | |
647 | } | |
648 | \f | |
4b983fdc RH |
649 | /* Return the number of places FIND appears within X. If COUNT_DEST is |
650 | zero, we do not count occurrences inside the destination of a SET. */ | |
651 | ||
652 | int | |
0c20a65f | 653 | count_occurrences (rtx x, rtx find, int count_dest) |
4b983fdc RH |
654 | { |
655 | int i, j; | |
656 | enum rtx_code code; | |
657 | const char *format_ptr; | |
658 | int count; | |
659 | ||
660 | if (x == find) | |
661 | return 1; | |
662 | ||
663 | code = GET_CODE (x); | |
664 | ||
665 | switch (code) | |
666 | { | |
667 | case REG: | |
668 | case CONST_INT: | |
669 | case CONST_DOUBLE: | |
69ef87e2 | 670 | case CONST_VECTOR: |
4b983fdc RH |
671 | case SYMBOL_REF: |
672 | case CODE_LABEL: | |
673 | case PC: | |
674 | case CC0: | |
675 | return 0; | |
676 | ||
677 | case MEM: | |
678 | if (GET_CODE (find) == MEM && rtx_equal_p (x, find)) | |
679 | return 1; | |
680 | break; | |
681 | ||
682 | case SET: | |
683 | if (SET_DEST (x) == find && ! count_dest) | |
684 | return count_occurrences (SET_SRC (x), find, count_dest); | |
685 | break; | |
686 | ||
687 | default: | |
688 | break; | |
689 | } | |
690 | ||
691 | format_ptr = GET_RTX_FORMAT (code); | |
692 | count = 0; | |
693 | ||
694 | for (i = 0; i < GET_RTX_LENGTH (code); i++) | |
695 | { | |
696 | switch (*format_ptr++) | |
697 | { | |
698 | case 'e': | |
699 | count += count_occurrences (XEXP (x, i), find, count_dest); | |
700 | break; | |
701 | ||
702 | case 'E': | |
703 | for (j = 0; j < XVECLEN (x, i); j++) | |
704 | count += count_occurrences (XVECEXP (x, i, j), find, count_dest); | |
705 | break; | |
706 | } | |
707 | } | |
708 | return count; | |
709 | } | |
710 | \f | |
2c88418c RS |
711 | /* Nonzero if register REG appears somewhere within IN. |
712 | Also works if REG is not a register; in this case it checks | |
713 | for a subexpression of IN that is Lisp "equal" to REG. */ | |
714 | ||
715 | int | |
0c20a65f | 716 | reg_mentioned_p (rtx reg, rtx in) |
2c88418c | 717 | { |
b3694847 SS |
718 | const char *fmt; |
719 | int i; | |
720 | enum rtx_code code; | |
2c88418c RS |
721 | |
722 | if (in == 0) | |
723 | return 0; | |
724 | ||
725 | if (reg == in) | |
726 | return 1; | |
727 | ||
728 | if (GET_CODE (in) == LABEL_REF) | |
729 | return reg == XEXP (in, 0); | |
730 | ||
731 | code = GET_CODE (in); | |
732 | ||
733 | switch (code) | |
734 | { | |
735 | /* Compare registers by number. */ | |
736 | case REG: | |
737 | return GET_CODE (reg) == REG && REGNO (in) == REGNO (reg); | |
738 | ||
739 | /* These codes have no constituent expressions | |
740 | and are unique. */ | |
741 | case SCRATCH: | |
742 | case CC0: | |
743 | case PC: | |
744 | return 0; | |
745 | ||
746 | case CONST_INT: | |
69ef87e2 | 747 | case CONST_VECTOR: |
2c88418c RS |
748 | case CONST_DOUBLE: |
749 | /* These are kept unique for a given value. */ | |
750 | return 0; | |
a6a2274a | 751 | |
e9a25f70 JL |
752 | default: |
753 | break; | |
2c88418c RS |
754 | } |
755 | ||
756 | if (GET_CODE (reg) == code && rtx_equal_p (reg, in)) | |
757 | return 1; | |
758 | ||
759 | fmt = GET_RTX_FORMAT (code); | |
760 | ||
761 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
762 | { | |
763 | if (fmt[i] == 'E') | |
764 | { | |
b3694847 | 765 | int j; |
2c88418c RS |
766 | for (j = XVECLEN (in, i) - 1; j >= 0; j--) |
767 | if (reg_mentioned_p (reg, XVECEXP (in, i, j))) | |
768 | return 1; | |
769 | } | |
770 | else if (fmt[i] == 'e' | |
771 | && reg_mentioned_p (reg, XEXP (in, i))) | |
772 | return 1; | |
773 | } | |
774 | return 0; | |
775 | } | |
776 | \f | |
777 | /* Return 1 if in between BEG and END, exclusive of BEG and END, there is | |
778 | no CODE_LABEL insn. */ | |
779 | ||
780 | int | |
0c20a65f | 781 | no_labels_between_p (rtx beg, rtx end) |
2c88418c | 782 | { |
b3694847 | 783 | rtx p; |
978f547f JH |
784 | if (beg == end) |
785 | return 0; | |
2c88418c RS |
786 | for (p = NEXT_INSN (beg); p != end; p = NEXT_INSN (p)) |
787 | if (GET_CODE (p) == CODE_LABEL) | |
788 | return 0; | |
789 | return 1; | |
790 | } | |
791 | ||
3ec2b590 R |
792 | /* Return 1 if in between BEG and END, exclusive of BEG and END, there is |
793 | no JUMP_INSN insn. */ | |
794 | ||
795 | int | |
0c20a65f | 796 | no_jumps_between_p (rtx beg, rtx end) |
3ec2b590 | 797 | { |
b3694847 | 798 | rtx p; |
3ec2b590 R |
799 | for (p = NEXT_INSN (beg); p != end; p = NEXT_INSN (p)) |
800 | if (GET_CODE (p) == JUMP_INSN) | |
801 | return 0; | |
802 | return 1; | |
803 | } | |
804 | ||
2c88418c RS |
805 | /* Nonzero if register REG is used in an insn between |
806 | FROM_INSN and TO_INSN (exclusive of those two). */ | |
807 | ||
808 | int | |
0c20a65f | 809 | reg_used_between_p (rtx reg, rtx from_insn, rtx to_insn) |
2c88418c | 810 | { |
b3694847 | 811 | rtx insn; |
2c88418c RS |
812 | |
813 | if (from_insn == to_insn) | |
814 | return 0; | |
815 | ||
816 | for (insn = NEXT_INSN (from_insn); insn != to_insn; insn = NEXT_INSN (insn)) | |
2c3c49de | 817 | if (INSN_P (insn) |
8f3e7a26 RK |
818 | && (reg_overlap_mentioned_p (reg, PATTERN (insn)) |
819 | || (GET_CODE (insn) == CALL_INSN | |
820 | && (find_reg_fusage (insn, USE, reg) | |
821 | || find_reg_fusage (insn, CLOBBER, reg))))) | |
2c88418c RS |
822 | return 1; |
823 | return 0; | |
824 | } | |
825 | \f | |
826 | /* Nonzero if the old value of X, a register, is referenced in BODY. If X | |
827 | is entirely replaced by a new value and the only use is as a SET_DEST, | |
828 | we do not consider it a reference. */ | |
829 | ||
830 | int | |
0c20a65f | 831 | reg_referenced_p (rtx x, rtx body) |
2c88418c RS |
832 | { |
833 | int i; | |
834 | ||
835 | switch (GET_CODE (body)) | |
836 | { | |
837 | case SET: | |
838 | if (reg_overlap_mentioned_p (x, SET_SRC (body))) | |
839 | return 1; | |
840 | ||
841 | /* If the destination is anything other than CC0, PC, a REG or a SUBREG | |
842 | of a REG that occupies all of the REG, the insn references X if | |
843 | it is mentioned in the destination. */ | |
844 | if (GET_CODE (SET_DEST (body)) != CC0 | |
845 | && GET_CODE (SET_DEST (body)) != PC | |
846 | && GET_CODE (SET_DEST (body)) != REG | |
847 | && ! (GET_CODE (SET_DEST (body)) == SUBREG | |
848 | && GET_CODE (SUBREG_REG (SET_DEST (body))) == REG | |
849 | && (((GET_MODE_SIZE (GET_MODE (SUBREG_REG (SET_DEST (body)))) | |
850 | + (UNITS_PER_WORD - 1)) / UNITS_PER_WORD) | |
851 | == ((GET_MODE_SIZE (GET_MODE (SET_DEST (body))) | |
852 | + (UNITS_PER_WORD - 1)) / UNITS_PER_WORD))) | |
853 | && reg_overlap_mentioned_p (x, SET_DEST (body))) | |
854 | return 1; | |
e9a25f70 | 855 | return 0; |
2c88418c RS |
856 | |
857 | case ASM_OPERANDS: | |
858 | for (i = ASM_OPERANDS_INPUT_LENGTH (body) - 1; i >= 0; i--) | |
859 | if (reg_overlap_mentioned_p (x, ASM_OPERANDS_INPUT (body, i))) | |
860 | return 1; | |
e9a25f70 | 861 | return 0; |
2c88418c RS |
862 | |
863 | case CALL: | |
864 | case USE: | |
14a774a9 | 865 | case IF_THEN_ELSE: |
2c88418c RS |
866 | return reg_overlap_mentioned_p (x, body); |
867 | ||
868 | case TRAP_IF: | |
869 | return reg_overlap_mentioned_p (x, TRAP_CONDITION (body)); | |
870 | ||
21b8482a JJ |
871 | case PREFETCH: |
872 | return reg_overlap_mentioned_p (x, XEXP (body, 0)); | |
873 | ||
2ac4fed0 RK |
874 | case UNSPEC: |
875 | case UNSPEC_VOLATILE: | |
2f9fb4c2 R |
876 | for (i = XVECLEN (body, 0) - 1; i >= 0; i--) |
877 | if (reg_overlap_mentioned_p (x, XVECEXP (body, 0, i))) | |
878 | return 1; | |
879 | return 0; | |
880 | ||
2c88418c RS |
881 | case PARALLEL: |
882 | for (i = XVECLEN (body, 0) - 1; i >= 0; i--) | |
883 | if (reg_referenced_p (x, XVECEXP (body, 0, i))) | |
884 | return 1; | |
e9a25f70 | 885 | return 0; |
a6a2274a | 886 | |
0d3ffb5a GK |
887 | case CLOBBER: |
888 | if (GET_CODE (XEXP (body, 0)) == MEM) | |
889 | if (reg_overlap_mentioned_p (x, XEXP (XEXP (body, 0), 0))) | |
890 | return 1; | |
891 | return 0; | |
892 | ||
0c99ec5c RH |
893 | case COND_EXEC: |
894 | if (reg_overlap_mentioned_p (x, COND_EXEC_TEST (body))) | |
895 | return 1; | |
896 | return reg_referenced_p (x, COND_EXEC_CODE (body)); | |
897 | ||
e9a25f70 JL |
898 | default: |
899 | return 0; | |
2c88418c | 900 | } |
2c88418c RS |
901 | } |
902 | ||
903 | /* Nonzero if register REG is referenced in an insn between | |
904 | FROM_INSN and TO_INSN (exclusive of those two). Sets of REG do | |
0f41302f | 905 | not count. */ |
2c88418c RS |
906 | |
907 | int | |
0c20a65f | 908 | reg_referenced_between_p (rtx reg, rtx from_insn, rtx to_insn) |
2c88418c | 909 | { |
b3694847 | 910 | rtx insn; |
2c88418c RS |
911 | |
912 | if (from_insn == to_insn) | |
913 | return 0; | |
914 | ||
915 | for (insn = NEXT_INSN (from_insn); insn != to_insn; insn = NEXT_INSN (insn)) | |
2c3c49de | 916 | if (INSN_P (insn) |
8f3e7a26 RK |
917 | && (reg_referenced_p (reg, PATTERN (insn)) |
918 | || (GET_CODE (insn) == CALL_INSN | |
919 | && find_reg_fusage (insn, USE, reg)))) | |
2c88418c RS |
920 | return 1; |
921 | return 0; | |
922 | } | |
923 | \f | |
924 | /* Nonzero if register REG is set or clobbered in an insn between | |
925 | FROM_INSN and TO_INSN (exclusive of those two). */ | |
926 | ||
927 | int | |
0c20a65f | 928 | reg_set_between_p (rtx reg, rtx from_insn, rtx to_insn) |
2c88418c | 929 | { |
b3694847 | 930 | rtx insn; |
2c88418c RS |
931 | |
932 | if (from_insn == to_insn) | |
933 | return 0; | |
934 | ||
935 | for (insn = NEXT_INSN (from_insn); insn != to_insn; insn = NEXT_INSN (insn)) | |
2c3c49de | 936 | if (INSN_P (insn) && reg_set_p (reg, insn)) |
2c88418c RS |
937 | return 1; |
938 | return 0; | |
939 | } | |
940 | ||
941 | /* Internals of reg_set_between_p. */ | |
2c88418c | 942 | int |
0c20a65f | 943 | reg_set_p (rtx reg, rtx insn) |
2c88418c | 944 | { |
2c88418c RS |
945 | /* We can be passed an insn or part of one. If we are passed an insn, |
946 | check if a side-effect of the insn clobbers REG. */ | |
4977bab6 ZW |
947 | if (INSN_P (insn) |
948 | && (FIND_REG_INC_NOTE (insn, reg) | |
2c88418c RS |
949 | || (GET_CODE (insn) == CALL_INSN |
950 | /* We'd like to test call_used_regs here, but rtlanal.c can't | |
951 | reference that variable due to its use in genattrtab. So | |
8f3e7a26 RK |
952 | we'll just be more conservative. |
953 | ||
954 | ??? Unless we could ensure that the CALL_INSN_FUNCTION_USAGE | |
955 | information holds all clobbered registers. */ | |
2c88418c RS |
956 | && ((GET_CODE (reg) == REG |
957 | && REGNO (reg) < FIRST_PSEUDO_REGISTER) | |
8f3e7a26 | 958 | || GET_CODE (reg) == MEM |
4977bab6 ZW |
959 | || find_reg_fusage (insn, CLOBBER, reg))))) |
960 | return 1; | |
2c88418c | 961 | |
91b2d119 | 962 | return set_of (reg, insn) != NULL_RTX; |
2c88418c RS |
963 | } |
964 | ||
a2e1a0bf RH |
965 | /* Similar to reg_set_between_p, but check all registers in X. Return 0 |
966 | only if none of them are modified between START and END. Do not | |
967 | consider non-registers one way or the other. */ | |
968 | ||
969 | int | |
0c20a65f | 970 | regs_set_between_p (rtx x, rtx start, rtx end) |
a2e1a0bf RH |
971 | { |
972 | enum rtx_code code = GET_CODE (x); | |
6f7d635c | 973 | const char *fmt; |
a2e1a0bf RH |
974 | int i, j; |
975 | ||
976 | switch (code) | |
977 | { | |
978 | case CONST_INT: | |
979 | case CONST_DOUBLE: | |
69ef87e2 | 980 | case CONST_VECTOR: |
a2e1a0bf RH |
981 | case CONST: |
982 | case SYMBOL_REF: | |
983 | case LABEL_REF: | |
984 | case PC: | |
985 | case CC0: | |
986 | return 0; | |
987 | ||
988 | case REG: | |
989 | return reg_set_between_p (x, start, end); | |
a6a2274a | 990 | |
a2e1a0bf RH |
991 | default: |
992 | break; | |
993 | } | |
994 | ||
995 | fmt = GET_RTX_FORMAT (code); | |
996 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
997 | { | |
998 | if (fmt[i] == 'e' && regs_set_between_p (XEXP (x, i), start, end)) | |
999 | return 1; | |
1000 | ||
1001 | else if (fmt[i] == 'E') | |
1002 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) | |
1003 | if (regs_set_between_p (XVECEXP (x, i, j), start, end)) | |
1004 | return 1; | |
1005 | } | |
1006 | ||
1007 | return 0; | |
1008 | } | |
1009 | ||
2c88418c RS |
1010 | /* Similar to reg_set_between_p, but check all registers in X. Return 0 |
1011 | only if none of them are modified between START and END. Return 1 if | |
7b52eede | 1012 | X contains a MEM; this routine does usememory aliasing. */ |
2c88418c RS |
1013 | |
1014 | int | |
0c20a65f | 1015 | modified_between_p (rtx x, rtx start, rtx end) |
2c88418c RS |
1016 | { |
1017 | enum rtx_code code = GET_CODE (x); | |
6f7d635c | 1018 | const char *fmt; |
f8163c92 | 1019 | int i, j; |
7b52eede JH |
1020 | rtx insn; |
1021 | ||
1022 | if (start == end) | |
1023 | return 0; | |
2c88418c RS |
1024 | |
1025 | switch (code) | |
1026 | { | |
1027 | case CONST_INT: | |
1028 | case CONST_DOUBLE: | |
69ef87e2 | 1029 | case CONST_VECTOR: |
2c88418c RS |
1030 | case CONST: |
1031 | case SYMBOL_REF: | |
1032 | case LABEL_REF: | |
1033 | return 0; | |
1034 | ||
1035 | case PC: | |
1036 | case CC0: | |
1037 | return 1; | |
1038 | ||
1039 | case MEM: | |
7b52eede JH |
1040 | if (RTX_UNCHANGING_P (x)) |
1041 | return 0; | |
1042 | if (modified_between_p (XEXP (x, 0), start, end)) | |
2c88418c | 1043 | return 1; |
7b52eede JH |
1044 | for (insn = NEXT_INSN (start); insn != end; insn = NEXT_INSN (insn)) |
1045 | if (memory_modified_in_insn_p (x, insn)) | |
1046 | return 1; | |
1047 | return 0; | |
2c88418c RS |
1048 | break; |
1049 | ||
1050 | case REG: | |
1051 | return reg_set_between_p (x, start, end); | |
a6a2274a | 1052 | |
e9a25f70 JL |
1053 | default: |
1054 | break; | |
2c88418c RS |
1055 | } |
1056 | ||
1057 | fmt = GET_RTX_FORMAT (code); | |
1058 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
f8163c92 RK |
1059 | { |
1060 | if (fmt[i] == 'e' && modified_between_p (XEXP (x, i), start, end)) | |
1061 | return 1; | |
1062 | ||
d4757e6a | 1063 | else if (fmt[i] == 'E') |
f8163c92 RK |
1064 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) |
1065 | if (modified_between_p (XVECEXP (x, i, j), start, end)) | |
1066 | return 1; | |
1067 | } | |
1068 | ||
1069 | return 0; | |
1070 | } | |
1071 | ||
1072 | /* Similar to reg_set_p, but check all registers in X. Return 0 only if none | |
1073 | of them are modified in INSN. Return 1 if X contains a MEM; this routine | |
7b52eede | 1074 | does use memory aliasing. */ |
f8163c92 RK |
1075 | |
1076 | int | |
0c20a65f | 1077 | modified_in_p (rtx x, rtx insn) |
f8163c92 RK |
1078 | { |
1079 | enum rtx_code code = GET_CODE (x); | |
6f7d635c | 1080 | const char *fmt; |
f8163c92 RK |
1081 | int i, j; |
1082 | ||
1083 | switch (code) | |
1084 | { | |
1085 | case CONST_INT: | |
1086 | case CONST_DOUBLE: | |
69ef87e2 | 1087 | case CONST_VECTOR: |
f8163c92 RK |
1088 | case CONST: |
1089 | case SYMBOL_REF: | |
1090 | case LABEL_REF: | |
1091 | return 0; | |
1092 | ||
1093 | case PC: | |
1094 | case CC0: | |
2c88418c RS |
1095 | return 1; |
1096 | ||
f8163c92 | 1097 | case MEM: |
7b52eede JH |
1098 | if (RTX_UNCHANGING_P (x)) |
1099 | return 0; | |
1100 | if (modified_in_p (XEXP (x, 0), insn)) | |
f8163c92 | 1101 | return 1; |
7b52eede JH |
1102 | if (memory_modified_in_insn_p (x, insn)) |
1103 | return 1; | |
1104 | return 0; | |
f8163c92 RK |
1105 | break; |
1106 | ||
1107 | case REG: | |
1108 | return reg_set_p (x, insn); | |
e9a25f70 JL |
1109 | |
1110 | default: | |
1111 | break; | |
f8163c92 RK |
1112 | } |
1113 | ||
1114 | fmt = GET_RTX_FORMAT (code); | |
1115 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
1116 | { | |
1117 | if (fmt[i] == 'e' && modified_in_p (XEXP (x, i), insn)) | |
1118 | return 1; | |
1119 | ||
d4757e6a | 1120 | else if (fmt[i] == 'E') |
f8163c92 RK |
1121 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) |
1122 | if (modified_in_p (XVECEXP (x, i, j), insn)) | |
1123 | return 1; | |
1124 | } | |
1125 | ||
2c88418c RS |
1126 | return 0; |
1127 | } | |
a8393d5d | 1128 | |
4eb00163 | 1129 | /* Return true if anything in insn X is (anti,output,true) dependent on |
a8393d5d RH |
1130 | anything in insn Y. */ |
1131 | ||
1132 | int | |
0c20a65f | 1133 | insn_dependent_p (rtx x, rtx y) |
a8393d5d RH |
1134 | { |
1135 | rtx tmp; | |
1136 | ||
1137 | if (! INSN_P (x) || ! INSN_P (y)) | |
1138 | abort (); | |
1139 | ||
1140 | tmp = PATTERN (y); | |
4eb00163 | 1141 | note_stores (PATTERN (x), insn_dependent_p_1, &tmp); |
a8393d5d RH |
1142 | if (tmp == NULL_RTX) |
1143 | return 1; | |
1144 | ||
1145 | tmp = PATTERN (x); | |
4eb00163 | 1146 | note_stores (PATTERN (y), insn_dependent_p_1, &tmp); |
a8393d5d RH |
1147 | if (tmp == NULL_RTX) |
1148 | return 1; | |
1149 | ||
1150 | return 0; | |
1151 | } | |
1152 | ||
4eb00163 | 1153 | /* A helper routine for insn_dependent_p called through note_stores. */ |
a8393d5d RH |
1154 | |
1155 | static void | |
0c20a65f | 1156 | insn_dependent_p_1 (rtx x, rtx pat ATTRIBUTE_UNUSED, void *data) |
a8393d5d RH |
1157 | { |
1158 | rtx * pinsn = (rtx *) data; | |
1159 | ||
1160 | if (*pinsn && reg_mentioned_p (x, *pinsn)) | |
1161 | *pinsn = NULL_RTX; | |
1162 | } | |
2c88418c | 1163 | \f |
91b2d119 JH |
1164 | /* Helper function for set_of. */ |
1165 | struct set_of_data | |
1166 | { | |
1167 | rtx found; | |
1168 | rtx pat; | |
1169 | }; | |
1170 | ||
1171 | static void | |
0c20a65f | 1172 | set_of_1 (rtx x, rtx pat, void *data1) |
91b2d119 JH |
1173 | { |
1174 | struct set_of_data *data = (struct set_of_data *) (data1); | |
1175 | if (rtx_equal_p (x, data->pat) | |
1176 | || (GET_CODE (x) != MEM && reg_overlap_mentioned_p (data->pat, x))) | |
1177 | data->found = pat; | |
1178 | } | |
1179 | ||
1180 | /* Give an INSN, return a SET or CLOBBER expression that does modify PAT | |
eaec9b3d | 1181 | (either directly or via STRICT_LOW_PART and similar modifiers). */ |
91b2d119 | 1182 | rtx |
0c20a65f | 1183 | set_of (rtx pat, rtx insn) |
91b2d119 JH |
1184 | { |
1185 | struct set_of_data data; | |
1186 | data.found = NULL_RTX; | |
1187 | data.pat = pat; | |
1188 | note_stores (INSN_P (insn) ? PATTERN (insn) : insn, set_of_1, &data); | |
1189 | return data.found; | |
1190 | } | |
1191 | \f | |
2c88418c RS |
1192 | /* Given an INSN, return a SET expression if this insn has only a single SET. |
1193 | It may also have CLOBBERs, USEs, or SET whose output | |
1194 | will not be used, which we ignore. */ | |
1195 | ||
1196 | rtx | |
0c20a65f | 1197 | single_set_2 (rtx insn, rtx pat) |
2c88418c | 1198 | { |
c9b89a21 JH |
1199 | rtx set = NULL; |
1200 | int set_verified = 1; | |
2c88418c | 1201 | int i; |
c9b89a21 | 1202 | |
b1cdafbb | 1203 | if (GET_CODE (pat) == PARALLEL) |
2c88418c | 1204 | { |
c9b89a21 | 1205 | for (i = 0; i < XVECLEN (pat, 0); i++) |
b1cdafbb | 1206 | { |
c9b89a21 JH |
1207 | rtx sub = XVECEXP (pat, 0, i); |
1208 | switch (GET_CODE (sub)) | |
1209 | { | |
1210 | case USE: | |
1211 | case CLOBBER: | |
1212 | break; | |
1213 | ||
1214 | case SET: | |
1215 | /* We can consider insns having multiple sets, where all | |
1216 | but one are dead as single set insns. In common case | |
1217 | only single set is present in the pattern so we want | |
f63d1bf7 | 1218 | to avoid checking for REG_UNUSED notes unless necessary. |
c9b89a21 JH |
1219 | |
1220 | When we reach set first time, we just expect this is | |
1221 | the single set we are looking for and only when more | |
1222 | sets are found in the insn, we check them. */ | |
1223 | if (!set_verified) | |
1224 | { | |
1225 | if (find_reg_note (insn, REG_UNUSED, SET_DEST (set)) | |
1226 | && !side_effects_p (set)) | |
1227 | set = NULL; | |
1228 | else | |
1229 | set_verified = 1; | |
1230 | } | |
1231 | if (!set) | |
1232 | set = sub, set_verified = 0; | |
1233 | else if (!find_reg_note (insn, REG_UNUSED, SET_DEST (sub)) | |
1234 | || side_effects_p (sub)) | |
1235 | return NULL_RTX; | |
1236 | break; | |
1237 | ||
1238 | default: | |
1239 | return NULL_RTX; | |
1240 | } | |
787ccee0 | 1241 | } |
2c88418c | 1242 | } |
c9b89a21 | 1243 | return set; |
2c88418c | 1244 | } |
941c63ac JL |
1245 | |
1246 | /* Given an INSN, return nonzero if it has more than one SET, else return | |
1247 | zero. */ | |
1248 | ||
5f7d3786 | 1249 | int |
0c20a65f | 1250 | multiple_sets (rtx insn) |
941c63ac | 1251 | { |
cae8acdd | 1252 | int found; |
941c63ac | 1253 | int i; |
a6a2274a | 1254 | |
941c63ac | 1255 | /* INSN must be an insn. */ |
2c3c49de | 1256 | if (! INSN_P (insn)) |
941c63ac JL |
1257 | return 0; |
1258 | ||
1259 | /* Only a PARALLEL can have multiple SETs. */ | |
1260 | if (GET_CODE (PATTERN (insn)) == PARALLEL) | |
1261 | { | |
1262 | for (i = 0, found = 0; i < XVECLEN (PATTERN (insn), 0); i++) | |
1263 | if (GET_CODE (XVECEXP (PATTERN (insn), 0, i)) == SET) | |
1264 | { | |
1265 | /* If we have already found a SET, then return now. */ | |
1266 | if (found) | |
1267 | return 1; | |
1268 | else | |
1269 | found = 1; | |
1270 | } | |
1271 | } | |
a6a2274a | 1272 | |
941c63ac JL |
1273 | /* Either zero or one SET. */ |
1274 | return 0; | |
1275 | } | |
2c88418c | 1276 | \f |
7142e318 JW |
1277 | /* Return nonzero if the destination of SET equals the source |
1278 | and there are no side effects. */ | |
1279 | ||
1280 | int | |
0c20a65f | 1281 | set_noop_p (rtx set) |
7142e318 JW |
1282 | { |
1283 | rtx src = SET_SRC (set); | |
1284 | rtx dst = SET_DEST (set); | |
1285 | ||
371b8fc0 JH |
1286 | if (dst == pc_rtx && src == pc_rtx) |
1287 | return 1; | |
1288 | ||
cd648cec JH |
1289 | if (GET_CODE (dst) == MEM && GET_CODE (src) == MEM) |
1290 | return rtx_equal_p (dst, src) && !side_effects_p (dst); | |
1291 | ||
7142e318 JW |
1292 | if (GET_CODE (dst) == SIGN_EXTRACT |
1293 | || GET_CODE (dst) == ZERO_EXTRACT) | |
1294 | return rtx_equal_p (XEXP (dst, 0), src) | |
cd648cec JH |
1295 | && ! BYTES_BIG_ENDIAN && XEXP (dst, 2) == const0_rtx |
1296 | && !side_effects_p (src); | |
7142e318 JW |
1297 | |
1298 | if (GET_CODE (dst) == STRICT_LOW_PART) | |
1299 | dst = XEXP (dst, 0); | |
1300 | ||
1301 | if (GET_CODE (src) == SUBREG && GET_CODE (dst) == SUBREG) | |
1302 | { | |
1303 | if (SUBREG_BYTE (src) != SUBREG_BYTE (dst)) | |
1304 | return 0; | |
1305 | src = SUBREG_REG (src); | |
1306 | dst = SUBREG_REG (dst); | |
1307 | } | |
1308 | ||
1309 | return (GET_CODE (src) == REG && GET_CODE (dst) == REG | |
1310 | && REGNO (src) == REGNO (dst)); | |
1311 | } | |
0005550b JH |
1312 | \f |
1313 | /* Return nonzero if an insn consists only of SETs, each of which only sets a | |
1314 | value to itself. */ | |
1315 | ||
1316 | int | |
0c20a65f | 1317 | noop_move_p (rtx insn) |
0005550b JH |
1318 | { |
1319 | rtx pat = PATTERN (insn); | |
1320 | ||
b5832b43 JH |
1321 | if (INSN_CODE (insn) == NOOP_MOVE_INSN_CODE) |
1322 | return 1; | |
1323 | ||
0005550b JH |
1324 | /* Insns carrying these notes are useful later on. */ |
1325 | if (find_reg_note (insn, REG_EQUAL, NULL_RTX)) | |
1326 | return 0; | |
1327 | ||
eb9d8e4d JW |
1328 | /* For now treat an insn with a REG_RETVAL note as a |
1329 | a special insn which should not be considered a no-op. */ | |
1330 | if (find_reg_note (insn, REG_RETVAL, NULL_RTX)) | |
1331 | return 0; | |
1332 | ||
0005550b JH |
1333 | if (GET_CODE (pat) == SET && set_noop_p (pat)) |
1334 | return 1; | |
1335 | ||
1336 | if (GET_CODE (pat) == PARALLEL) | |
1337 | { | |
1338 | int i; | |
1339 | /* If nothing but SETs of registers to themselves, | |
1340 | this insn can also be deleted. */ | |
1341 | for (i = 0; i < XVECLEN (pat, 0); i++) | |
1342 | { | |
1343 | rtx tem = XVECEXP (pat, 0, i); | |
1344 | ||
1345 | if (GET_CODE (tem) == USE | |
1346 | || GET_CODE (tem) == CLOBBER) | |
1347 | continue; | |
1348 | ||
1349 | if (GET_CODE (tem) != SET || ! set_noop_p (tem)) | |
1350 | return 0; | |
1351 | } | |
1352 | ||
1353 | return 1; | |
1354 | } | |
1355 | return 0; | |
1356 | } | |
1357 | \f | |
7142e318 | 1358 | |
63be01fb JW |
1359 | /* Return the last thing that X was assigned from before *PINSN. If VALID_TO |
1360 | is not NULL_RTX then verify that the object is not modified up to VALID_TO. | |
1361 | If the object was modified, if we hit a partial assignment to X, or hit a | |
1362 | CODE_LABEL first, return X. If we found an assignment, update *PINSN to | |
1363 | point to it. ALLOW_HWREG is set to 1 if hardware registers are allowed to | |
1364 | be the src. */ | |
2c88418c RS |
1365 | |
1366 | rtx | |
0c20a65f | 1367 | find_last_value (rtx x, rtx *pinsn, rtx valid_to, int allow_hwreg) |
2c88418c RS |
1368 | { |
1369 | rtx p; | |
1370 | ||
1371 | for (p = PREV_INSN (*pinsn); p && GET_CODE (p) != CODE_LABEL; | |
1372 | p = PREV_INSN (p)) | |
2c3c49de | 1373 | if (INSN_P (p)) |
2c88418c RS |
1374 | { |
1375 | rtx set = single_set (p); | |
c166a311 | 1376 | rtx note = find_reg_note (p, REG_EQUAL, NULL_RTX); |
2c88418c RS |
1377 | |
1378 | if (set && rtx_equal_p (x, SET_DEST (set))) | |
1379 | { | |
1380 | rtx src = SET_SRC (set); | |
1381 | ||
1382 | if (note && GET_CODE (XEXP (note, 0)) != EXPR_LIST) | |
1383 | src = XEXP (note, 0); | |
1384 | ||
63be01fb JW |
1385 | if ((valid_to == NULL_RTX |
1386 | || ! modified_between_p (src, PREV_INSN (p), valid_to)) | |
2c88418c RS |
1387 | /* Reject hard registers because we don't usually want |
1388 | to use them; we'd rather use a pseudo. */ | |
89d3d442 AM |
1389 | && (! (GET_CODE (src) == REG |
1390 | && REGNO (src) < FIRST_PSEUDO_REGISTER) || allow_hwreg)) | |
2c88418c RS |
1391 | { |
1392 | *pinsn = p; | |
1393 | return src; | |
1394 | } | |
1395 | } | |
a6a2274a | 1396 | |
2c88418c RS |
1397 | /* If set in non-simple way, we don't have a value. */ |
1398 | if (reg_set_p (x, p)) | |
1399 | break; | |
1400 | } | |
1401 | ||
1402 | return x; | |
a6a2274a | 1403 | } |
2c88418c RS |
1404 | \f |
1405 | /* Return nonzero if register in range [REGNO, ENDREGNO) | |
1406 | appears either explicitly or implicitly in X | |
1407 | other than being stored into. | |
1408 | ||
1409 | References contained within the substructure at LOC do not count. | |
1410 | LOC may be zero, meaning don't ignore anything. */ | |
1411 | ||
1412 | int | |
0c20a65f AJ |
1413 | refers_to_regno_p (unsigned int regno, unsigned int endregno, rtx x, |
1414 | rtx *loc) | |
2c88418c | 1415 | { |
770ae6cc RK |
1416 | int i; |
1417 | unsigned int x_regno; | |
1418 | RTX_CODE code; | |
1419 | const char *fmt; | |
2c88418c RS |
1420 | |
1421 | repeat: | |
1422 | /* The contents of a REG_NONNEG note is always zero, so we must come here | |
1423 | upon repeat in case the last REG_NOTE is a REG_NONNEG note. */ | |
1424 | if (x == 0) | |
1425 | return 0; | |
1426 | ||
1427 | code = GET_CODE (x); | |
1428 | ||
1429 | switch (code) | |
1430 | { | |
1431 | case REG: | |
770ae6cc | 1432 | x_regno = REGNO (x); |
f8163c92 RK |
1433 | |
1434 | /* If we modifying the stack, frame, or argument pointer, it will | |
1435 | clobber a virtual register. In fact, we could be more precise, | |
1436 | but it isn't worth it. */ | |
770ae6cc | 1437 | if ((x_regno == STACK_POINTER_REGNUM |
f8163c92 | 1438 | #if FRAME_POINTER_REGNUM != ARG_POINTER_REGNUM |
770ae6cc | 1439 | || x_regno == ARG_POINTER_REGNUM |
f8163c92 | 1440 | #endif |
770ae6cc | 1441 | || x_regno == FRAME_POINTER_REGNUM) |
f8163c92 RK |
1442 | && regno >= FIRST_VIRTUAL_REGISTER && regno <= LAST_VIRTUAL_REGISTER) |
1443 | return 1; | |
1444 | ||
770ae6cc | 1445 | return (endregno > x_regno |
a6a2274a | 1446 | && regno < x_regno + (x_regno < FIRST_PSEUDO_REGISTER |
66fd46b6 | 1447 | ? hard_regno_nregs[x_regno][GET_MODE (x)] |
2c88418c RS |
1448 | : 1)); |
1449 | ||
1450 | case SUBREG: | |
1451 | /* If this is a SUBREG of a hard reg, we can see exactly which | |
1452 | registers are being modified. Otherwise, handle normally. */ | |
1453 | if (GET_CODE (SUBREG_REG (x)) == REG | |
1454 | && REGNO (SUBREG_REG (x)) < FIRST_PSEUDO_REGISTER) | |
1455 | { | |
ddef6bc7 | 1456 | unsigned int inner_regno = subreg_regno (x); |
770ae6cc | 1457 | unsigned int inner_endregno |
403c659c DE |
1458 | = inner_regno + (inner_regno < FIRST_PSEUDO_REGISTER |
1459 | ? hard_regno_nregs[inner_regno][GET_MODE (x)] : 1); | |
2c88418c RS |
1460 | |
1461 | return endregno > inner_regno && regno < inner_endregno; | |
1462 | } | |
1463 | break; | |
1464 | ||
1465 | case CLOBBER: | |
1466 | case SET: | |
1467 | if (&SET_DEST (x) != loc | |
1468 | /* Note setting a SUBREG counts as referring to the REG it is in for | |
1469 | a pseudo but not for hard registers since we can | |
1470 | treat each word individually. */ | |
1471 | && ((GET_CODE (SET_DEST (x)) == SUBREG | |
1472 | && loc != &SUBREG_REG (SET_DEST (x)) | |
1473 | && GET_CODE (SUBREG_REG (SET_DEST (x))) == REG | |
1474 | && REGNO (SUBREG_REG (SET_DEST (x))) >= FIRST_PSEUDO_REGISTER | |
1475 | && refers_to_regno_p (regno, endregno, | |
1476 | SUBREG_REG (SET_DEST (x)), loc)) | |
1477 | || (GET_CODE (SET_DEST (x)) != REG | |
1478 | && refers_to_regno_p (regno, endregno, SET_DEST (x), loc)))) | |
1479 | return 1; | |
1480 | ||
1481 | if (code == CLOBBER || loc == &SET_SRC (x)) | |
1482 | return 0; | |
1483 | x = SET_SRC (x); | |
1484 | goto repeat; | |
e9a25f70 JL |
1485 | |
1486 | default: | |
1487 | break; | |
2c88418c RS |
1488 | } |
1489 | ||
1490 | /* X does not match, so try its subexpressions. */ | |
1491 | ||
1492 | fmt = GET_RTX_FORMAT (code); | |
1493 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
1494 | { | |
1495 | if (fmt[i] == 'e' && loc != &XEXP (x, i)) | |
1496 | { | |
1497 | if (i == 0) | |
1498 | { | |
1499 | x = XEXP (x, 0); | |
1500 | goto repeat; | |
1501 | } | |
1502 | else | |
1503 | if (refers_to_regno_p (regno, endregno, XEXP (x, i), loc)) | |
1504 | return 1; | |
1505 | } | |
1506 | else if (fmt[i] == 'E') | |
1507 | { | |
b3694847 | 1508 | int j; |
6a87d634 | 1509 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) |
2c88418c RS |
1510 | if (loc != &XVECEXP (x, i, j) |
1511 | && refers_to_regno_p (regno, endregno, XVECEXP (x, i, j), loc)) | |
1512 | return 1; | |
1513 | } | |
1514 | } | |
1515 | return 0; | |
1516 | } | |
1517 | ||
1518 | /* Nonzero if modifying X will affect IN. If X is a register or a SUBREG, | |
1519 | we check if any register number in X conflicts with the relevant register | |
1520 | numbers. If X is a constant, return 0. If X is a MEM, return 1 iff IN | |
1521 | contains a MEM (we don't bother checking for memory addresses that can't | |
1522 | conflict because we expect this to be a rare case. */ | |
1523 | ||
1524 | int | |
0c20a65f | 1525 | reg_overlap_mentioned_p (rtx x, rtx in) |
2c88418c | 1526 | { |
770ae6cc | 1527 | unsigned int regno, endregno; |
2c88418c | 1528 | |
6f626d1b PB |
1529 | /* If either argument is a constant, then modifying X can not |
1530 | affect IN. Here we look at IN, we can profitably combine | |
1531 | CONSTANT_P (x) with the switch statement below. */ | |
1532 | if (CONSTANT_P (in)) | |
b98b49ac | 1533 | return 0; |
0c99ec5c | 1534 | |
6f626d1b | 1535 | recurse: |
0c99ec5c | 1536 | switch (GET_CODE (x)) |
2c88418c | 1537 | { |
6f626d1b PB |
1538 | case STRICT_LOW_PART: |
1539 | case ZERO_EXTRACT: | |
1540 | case SIGN_EXTRACT: | |
1541 | /* Overly conservative. */ | |
1542 | x = XEXP (x, 0); | |
1543 | goto recurse; | |
1544 | ||
0c99ec5c | 1545 | case SUBREG: |
2c88418c RS |
1546 | regno = REGNO (SUBREG_REG (x)); |
1547 | if (regno < FIRST_PSEUDO_REGISTER) | |
ddef6bc7 | 1548 | regno = subreg_regno (x); |
0c99ec5c | 1549 | goto do_reg; |
2c88418c | 1550 | |
0c99ec5c RH |
1551 | case REG: |
1552 | regno = REGNO (x); | |
1553 | do_reg: | |
1554 | endregno = regno + (regno < FIRST_PSEUDO_REGISTER | |
66fd46b6 | 1555 | ? hard_regno_nregs[regno][GET_MODE (x)] : 1); |
8e2e89f7 | 1556 | return refers_to_regno_p (regno, endregno, in, (rtx*) 0); |
2c88418c | 1557 | |
0c99ec5c RH |
1558 | case MEM: |
1559 | { | |
1560 | const char *fmt; | |
1561 | int i; | |
2c88418c | 1562 | |
0c99ec5c | 1563 | if (GET_CODE (in) == MEM) |
2c88418c RS |
1564 | return 1; |
1565 | ||
0c99ec5c RH |
1566 | fmt = GET_RTX_FORMAT (GET_CODE (in)); |
1567 | for (i = GET_RTX_LENGTH (GET_CODE (in)) - 1; i >= 0; i--) | |
1568 | if (fmt[i] == 'e' && reg_overlap_mentioned_p (x, XEXP (in, i))) | |
1569 | return 1; | |
c0222c21 | 1570 | |
0c99ec5c RH |
1571 | return 0; |
1572 | } | |
1573 | ||
1574 | case SCRATCH: | |
1575 | case PC: | |
1576 | case CC0: | |
1577 | return reg_mentioned_p (x, in); | |
1578 | ||
1579 | case PARALLEL: | |
37ceff9d | 1580 | { |
90d036a0 | 1581 | int i; |
37ceff9d RH |
1582 | |
1583 | /* If any register in here refers to it we return true. */ | |
7193d1dc RK |
1584 | for (i = XVECLEN (x, 0) - 1; i >= 0; i--) |
1585 | if (XEXP (XVECEXP (x, 0, i), 0) != 0 | |
1586 | && reg_overlap_mentioned_p (XEXP (XVECEXP (x, 0, i), 0), in)) | |
6f626d1b | 1587 | return 1; |
7193d1dc | 1588 | return 0; |
37ceff9d | 1589 | } |
2c88418c | 1590 | |
0c99ec5c | 1591 | default: |
6f626d1b PB |
1592 | #ifdef ENABLE_CHECKING |
1593 | if (!CONSTANT_P (x)) | |
1594 | abort (); | |
1595 | #endif | |
2c88418c | 1596 | |
6f626d1b PB |
1597 | return 0; |
1598 | } | |
2c88418c RS |
1599 | } |
1600 | \f | |
2c88418c RS |
1601 | /* Return the last value to which REG was set prior to INSN. If we can't |
1602 | find it easily, return 0. | |
1603 | ||
4d9d7d9d RK |
1604 | We only return a REG, SUBREG, or constant because it is too hard to |
1605 | check if a MEM remains unchanged. */ | |
2c88418c RS |
1606 | |
1607 | rtx | |
0c20a65f | 1608 | reg_set_last (rtx x, rtx insn) |
2c88418c RS |
1609 | { |
1610 | rtx orig_insn = insn; | |
1611 | ||
2c88418c RS |
1612 | /* Scan backwards until reg_set_last_1 changed one of the above flags. |
1613 | Stop when we reach a label or X is a hard reg and we reach a | |
1614 | CALL_INSN (if reg_set_last_last_regno is a hard reg). | |
1615 | ||
1616 | If we find a set of X, ensure that its SET_SRC remains unchanged. */ | |
1617 | ||
6b02c316 RS |
1618 | /* We compare with <= here, because reg_set_last_last_regno |
1619 | is actually the number of the first reg *not* in X. */ | |
2c88418c RS |
1620 | for (; |
1621 | insn && GET_CODE (insn) != CODE_LABEL | |
1622 | && ! (GET_CODE (insn) == CALL_INSN | |
91b2d119 | 1623 | && REGNO (x) <= FIRST_PSEUDO_REGISTER); |
2c88418c | 1624 | insn = PREV_INSN (insn)) |
2c3c49de | 1625 | if (INSN_P (insn)) |
2c88418c | 1626 | { |
91b2d119 JH |
1627 | rtx set = set_of (x, insn); |
1628 | /* OK, this function modify our register. See if we understand it. */ | |
1629 | if (set) | |
2c88418c | 1630 | { |
91b2d119 JH |
1631 | rtx last_value; |
1632 | if (GET_CODE (set) != SET || SET_DEST (set) != x) | |
1633 | return 0; | |
1634 | last_value = SET_SRC (x); | |
1635 | if (CONSTANT_P (last_value) | |
1636 | || ((GET_CODE (last_value) == REG | |
1637 | || GET_CODE (last_value) == SUBREG) | |
1638 | && ! reg_set_between_p (last_value, | |
ce9c8df2 | 1639 | insn, orig_insn))) |
91b2d119 | 1640 | return last_value; |
2c88418c RS |
1641 | else |
1642 | return 0; | |
1643 | } | |
1644 | } | |
1645 | ||
1646 | return 0; | |
1647 | } | |
1648 | \f | |
2c88418c RS |
1649 | /* Call FUN on each register or MEM that is stored into or clobbered by X. |
1650 | (X would be the pattern of an insn). | |
1651 | FUN receives two arguments: | |
1652 | the REG, MEM, CC0 or PC being stored in or clobbered, | |
1653 | the SET or CLOBBER rtx that does the store. | |
1654 | ||
1655 | If the item being stored in or clobbered is a SUBREG of a hard register, | |
1656 | the SUBREG will be passed. */ | |
a6a2274a | 1657 | |
2c88418c | 1658 | void |
0c20a65f | 1659 | note_stores (rtx x, void (*fun) (rtx, rtx, void *), void *data) |
2c88418c | 1660 | { |
90d036a0 RK |
1661 | int i; |
1662 | ||
0c99ec5c RH |
1663 | if (GET_CODE (x) == COND_EXEC) |
1664 | x = COND_EXEC_CODE (x); | |
90d036a0 | 1665 | |
0c99ec5c | 1666 | if (GET_CODE (x) == SET || GET_CODE (x) == CLOBBER) |
2c88418c | 1667 | { |
b3694847 | 1668 | rtx dest = SET_DEST (x); |
90d036a0 | 1669 | |
2c88418c RS |
1670 | while ((GET_CODE (dest) == SUBREG |
1671 | && (GET_CODE (SUBREG_REG (dest)) != REG | |
1672 | || REGNO (SUBREG_REG (dest)) >= FIRST_PSEUDO_REGISTER)) | |
1673 | || GET_CODE (dest) == ZERO_EXTRACT | |
1674 | || GET_CODE (dest) == SIGN_EXTRACT | |
1675 | || GET_CODE (dest) == STRICT_LOW_PART) | |
1676 | dest = XEXP (dest, 0); | |
86465af7 | 1677 | |
7193d1dc | 1678 | /* If we have a PARALLEL, SET_DEST is a list of EXPR_LIST expressions, |
629111c7 | 1679 | each of whose first operand is a register. */ |
7193d1dc RK |
1680 | if (GET_CODE (dest) == PARALLEL) |
1681 | { | |
1682 | for (i = XVECLEN (dest, 0) - 1; i >= 0; i--) | |
1683 | if (XEXP (XVECEXP (dest, 0, i), 0) != 0) | |
629111c7 | 1684 | (*fun) (XEXP (XVECEXP (dest, 0, i), 0), x, data); |
7193d1dc | 1685 | } |
86465af7 | 1686 | else |
84832317 | 1687 | (*fun) (dest, x, data); |
2c88418c | 1688 | } |
770ae6cc | 1689 | |
90d036a0 RK |
1690 | else if (GET_CODE (x) == PARALLEL) |
1691 | for (i = XVECLEN (x, 0) - 1; i >= 0; i--) | |
1692 | note_stores (XVECEXP (x, 0, i), fun, data); | |
2c88418c RS |
1693 | } |
1694 | \f | |
e2373f95 RK |
1695 | /* Like notes_stores, but call FUN for each expression that is being |
1696 | referenced in PBODY, a pointer to the PATTERN of an insn. We only call | |
1697 | FUN for each expression, not any interior subexpressions. FUN receives a | |
1698 | pointer to the expression and the DATA passed to this function. | |
1699 | ||
1700 | Note that this is not quite the same test as that done in reg_referenced_p | |
1701 | since that considers something as being referenced if it is being | |
1702 | partially set, while we do not. */ | |
1703 | ||
1704 | void | |
0c20a65f | 1705 | note_uses (rtx *pbody, void (*fun) (rtx *, void *), void *data) |
e2373f95 RK |
1706 | { |
1707 | rtx body = *pbody; | |
1708 | int i; | |
1709 | ||
1710 | switch (GET_CODE (body)) | |
1711 | { | |
1712 | case COND_EXEC: | |
1713 | (*fun) (&COND_EXEC_TEST (body), data); | |
1714 | note_uses (&COND_EXEC_CODE (body), fun, data); | |
1715 | return; | |
1716 | ||
1717 | case PARALLEL: | |
1718 | for (i = XVECLEN (body, 0) - 1; i >= 0; i--) | |
1719 | note_uses (&XVECEXP (body, 0, i), fun, data); | |
1720 | return; | |
1721 | ||
1722 | case USE: | |
1723 | (*fun) (&XEXP (body, 0), data); | |
1724 | return; | |
1725 | ||
1726 | case ASM_OPERANDS: | |
1727 | for (i = ASM_OPERANDS_INPUT_LENGTH (body) - 1; i >= 0; i--) | |
1728 | (*fun) (&ASM_OPERANDS_INPUT (body, i), data); | |
1729 | return; | |
1730 | ||
1731 | case TRAP_IF: | |
1732 | (*fun) (&TRAP_CONDITION (body), data); | |
1733 | return; | |
1734 | ||
21b8482a JJ |
1735 | case PREFETCH: |
1736 | (*fun) (&XEXP (body, 0), data); | |
1737 | return; | |
1738 | ||
e2373f95 RK |
1739 | case UNSPEC: |
1740 | case UNSPEC_VOLATILE: | |
1741 | for (i = XVECLEN (body, 0) - 1; i >= 0; i--) | |
1742 | (*fun) (&XVECEXP (body, 0, i), data); | |
1743 | return; | |
1744 | ||
1745 | case CLOBBER: | |
1746 | if (GET_CODE (XEXP (body, 0)) == MEM) | |
1747 | (*fun) (&XEXP (XEXP (body, 0), 0), data); | |
1748 | return; | |
1749 | ||
1750 | case SET: | |
1751 | { | |
1752 | rtx dest = SET_DEST (body); | |
1753 | ||
1754 | /* For sets we replace everything in source plus registers in memory | |
1755 | expression in store and operands of a ZERO_EXTRACT. */ | |
1756 | (*fun) (&SET_SRC (body), data); | |
1757 | ||
1758 | if (GET_CODE (dest) == ZERO_EXTRACT) | |
1759 | { | |
1760 | (*fun) (&XEXP (dest, 1), data); | |
1761 | (*fun) (&XEXP (dest, 2), data); | |
1762 | } | |
1763 | ||
1764 | while (GET_CODE (dest) == SUBREG || GET_CODE (dest) == STRICT_LOW_PART) | |
1765 | dest = XEXP (dest, 0); | |
1766 | ||
1767 | if (GET_CODE (dest) == MEM) | |
1768 | (*fun) (&XEXP (dest, 0), data); | |
1769 | } | |
1770 | return; | |
1771 | ||
1772 | default: | |
1773 | /* All the other possibilities never store. */ | |
1774 | (*fun) (pbody, data); | |
1775 | return; | |
1776 | } | |
1777 | } | |
1778 | \f | |
2c88418c RS |
1779 | /* Return nonzero if X's old contents don't survive after INSN. |
1780 | This will be true if X is (cc0) or if X is a register and | |
1781 | X dies in INSN or because INSN entirely sets X. | |
1782 | ||
1783 | "Entirely set" means set directly and not through a SUBREG, | |
1784 | ZERO_EXTRACT or SIGN_EXTRACT, so no trace of the old contents remains. | |
1785 | Likewise, REG_INC does not count. | |
1786 | ||
1787 | REG may be a hard or pseudo reg. Renumbering is not taken into account, | |
1788 | but for this use that makes no difference, since regs don't overlap | |
1789 | during their lifetimes. Therefore, this function may be used | |
1790 | at any time after deaths have been computed (in flow.c). | |
1791 | ||
1792 | If REG is a hard reg that occupies multiple machine registers, this | |
1793 | function will only return 1 if each of those registers will be replaced | |
1794 | by INSN. */ | |
1795 | ||
1796 | int | |
0c20a65f | 1797 | dead_or_set_p (rtx insn, rtx x) |
2c88418c | 1798 | { |
770ae6cc RK |
1799 | unsigned int regno, last_regno; |
1800 | unsigned int i; | |
2c88418c RS |
1801 | |
1802 | /* Can't use cc0_rtx below since this file is used by genattrtab.c. */ | |
1803 | if (GET_CODE (x) == CC0) | |
1804 | return 1; | |
1805 | ||
1806 | if (GET_CODE (x) != REG) | |
1807 | abort (); | |
1808 | ||
1809 | regno = REGNO (x); | |
1810 | last_regno = (regno >= FIRST_PSEUDO_REGISTER ? regno | |
66fd46b6 | 1811 | : regno + hard_regno_nregs[regno][GET_MODE (x)] - 1); |
2c88418c RS |
1812 | |
1813 | for (i = regno; i <= last_regno; i++) | |
1814 | if (! dead_or_set_regno_p (insn, i)) | |
1815 | return 0; | |
1816 | ||
1817 | return 1; | |
1818 | } | |
1819 | ||
1820 | /* Utility function for dead_or_set_p to check an individual register. Also | |
1821 | called from flow.c. */ | |
1822 | ||
1823 | int | |
0c20a65f | 1824 | dead_or_set_regno_p (rtx insn, unsigned int test_regno) |
2c88418c | 1825 | { |
770ae6cc | 1826 | unsigned int regno, endregno; |
8c8de5fc | 1827 | rtx pattern; |
2c88418c | 1828 | |
0a2287bf RH |
1829 | /* See if there is a death note for something that includes TEST_REGNO. */ |
1830 | if (find_regno_note (insn, REG_DEAD, test_regno)) | |
1831 | return 1; | |
2c88418c | 1832 | |
8f3e7a26 RK |
1833 | if (GET_CODE (insn) == CALL_INSN |
1834 | && find_regno_fusage (insn, CLOBBER, test_regno)) | |
1835 | return 1; | |
1836 | ||
0c99ec5c RH |
1837 | pattern = PATTERN (insn); |
1838 | ||
1839 | if (GET_CODE (pattern) == COND_EXEC) | |
1840 | pattern = COND_EXEC_CODE (pattern); | |
1841 | ||
1842 | if (GET_CODE (pattern) == SET) | |
2c88418c | 1843 | { |
92d9256d | 1844 | rtx dest = SET_DEST (pattern); |
a6a2274a | 1845 | |
2c88418c RS |
1846 | /* A value is totally replaced if it is the destination or the |
1847 | destination is a SUBREG of REGNO that does not change the number of | |
1848 | words in it. */ | |
6764d250 | 1849 | if (GET_CODE (dest) == SUBREG |
2c88418c RS |
1850 | && (((GET_MODE_SIZE (GET_MODE (dest)) |
1851 | + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
1852 | == ((GET_MODE_SIZE (GET_MODE (SUBREG_REG (dest))) | |
1853 | + UNITS_PER_WORD - 1) / UNITS_PER_WORD))) | |
1854 | dest = SUBREG_REG (dest); | |
1855 | ||
1856 | if (GET_CODE (dest) != REG) | |
1857 | return 0; | |
1858 | ||
1859 | regno = REGNO (dest); | |
1860 | endregno = (regno >= FIRST_PSEUDO_REGISTER ? regno + 1 | |
66fd46b6 | 1861 | : regno + hard_regno_nregs[regno][GET_MODE (dest)]); |
2c88418c RS |
1862 | |
1863 | return (test_regno >= regno && test_regno < endregno); | |
1864 | } | |
0c99ec5c | 1865 | else if (GET_CODE (pattern) == PARALLEL) |
2c88418c | 1866 | { |
b3694847 | 1867 | int i; |
2c88418c | 1868 | |
0c99ec5c | 1869 | for (i = XVECLEN (pattern, 0) - 1; i >= 0; i--) |
2c88418c | 1870 | { |
0c99ec5c RH |
1871 | rtx body = XVECEXP (pattern, 0, i); |
1872 | ||
1873 | if (GET_CODE (body) == COND_EXEC) | |
1874 | body = COND_EXEC_CODE (body); | |
2c88418c RS |
1875 | |
1876 | if (GET_CODE (body) == SET || GET_CODE (body) == CLOBBER) | |
1877 | { | |
1878 | rtx dest = SET_DEST (body); | |
1879 | ||
1880 | if (GET_CODE (dest) == SUBREG | |
1881 | && (((GET_MODE_SIZE (GET_MODE (dest)) | |
1882 | + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
1883 | == ((GET_MODE_SIZE (GET_MODE (SUBREG_REG (dest))) | |
1884 | + UNITS_PER_WORD - 1) / UNITS_PER_WORD))) | |
1885 | dest = SUBREG_REG (dest); | |
1886 | ||
1887 | if (GET_CODE (dest) != REG) | |
1888 | continue; | |
1889 | ||
1890 | regno = REGNO (dest); | |
1891 | endregno = (regno >= FIRST_PSEUDO_REGISTER ? regno + 1 | |
66fd46b6 | 1892 | : regno + hard_regno_nregs[regno][GET_MODE (dest)]); |
2c88418c RS |
1893 | |
1894 | if (test_regno >= regno && test_regno < endregno) | |
1895 | return 1; | |
1896 | } | |
1897 | } | |
1898 | } | |
1899 | ||
1900 | return 0; | |
1901 | } | |
1902 | ||
1903 | /* Return the reg-note of kind KIND in insn INSN, if there is one. | |
1904 | If DATUM is nonzero, look for one whose datum is DATUM. */ | |
1905 | ||
1906 | rtx | |
0c20a65f | 1907 | find_reg_note (rtx insn, enum reg_note kind, rtx datum) |
2c88418c | 1908 | { |
b3694847 | 1909 | rtx link; |
2c88418c | 1910 | |
ae78d276 | 1911 | /* Ignore anything that is not an INSN, JUMP_INSN or CALL_INSN. */ |
2c3c49de | 1912 | if (! INSN_P (insn)) |
ae78d276 MM |
1913 | return 0; |
1914 | ||
2c88418c RS |
1915 | for (link = REG_NOTES (insn); link; link = XEXP (link, 1)) |
1916 | if (REG_NOTE_KIND (link) == kind | |
1917 | && (datum == 0 || datum == XEXP (link, 0))) | |
1918 | return link; | |
1919 | return 0; | |
1920 | } | |
1921 | ||
1922 | /* Return the reg-note of kind KIND in insn INSN which applies to register | |
99309f3b RK |
1923 | number REGNO, if any. Return 0 if there is no such reg-note. Note that |
1924 | the REGNO of this NOTE need not be REGNO if REGNO is a hard register; | |
1925 | it might be the case that the note overlaps REGNO. */ | |
2c88418c RS |
1926 | |
1927 | rtx | |
0c20a65f | 1928 | find_regno_note (rtx insn, enum reg_note kind, unsigned int regno) |
2c88418c | 1929 | { |
b3694847 | 1930 | rtx link; |
2c88418c | 1931 | |
ae78d276 | 1932 | /* Ignore anything that is not an INSN, JUMP_INSN or CALL_INSN. */ |
2c3c49de | 1933 | if (! INSN_P (insn)) |
ae78d276 MM |
1934 | return 0; |
1935 | ||
2c88418c RS |
1936 | for (link = REG_NOTES (insn); link; link = XEXP (link, 1)) |
1937 | if (REG_NOTE_KIND (link) == kind | |
1938 | /* Verify that it is a register, so that scratch and MEM won't cause a | |
1939 | problem here. */ | |
1940 | && GET_CODE (XEXP (link, 0)) == REG | |
99309f3b RK |
1941 | && REGNO (XEXP (link, 0)) <= regno |
1942 | && ((REGNO (XEXP (link, 0)) | |
1943 | + (REGNO (XEXP (link, 0)) >= FIRST_PSEUDO_REGISTER ? 1 | |
66fd46b6 JH |
1944 | : hard_regno_nregs[REGNO (XEXP (link, 0))] |
1945 | [GET_MODE (XEXP (link, 0))])) | |
99309f3b | 1946 | > regno)) |
2c88418c RS |
1947 | return link; |
1948 | return 0; | |
1949 | } | |
8f3e7a26 | 1950 | |
d9c695ff RK |
1951 | /* Return a REG_EQUIV or REG_EQUAL note if insn has only a single set and |
1952 | has such a note. */ | |
1953 | ||
1954 | rtx | |
0c20a65f | 1955 | find_reg_equal_equiv_note (rtx insn) |
d9c695ff | 1956 | { |
cd648cec | 1957 | rtx link; |
d9c695ff | 1958 | |
cd648cec | 1959 | if (!INSN_P (insn)) |
d9c695ff | 1960 | return 0; |
cd648cec JH |
1961 | for (link = REG_NOTES (insn); link; link = XEXP (link, 1)) |
1962 | if (REG_NOTE_KIND (link) == REG_EQUAL | |
1963 | || REG_NOTE_KIND (link) == REG_EQUIV) | |
1964 | { | |
1965 | if (single_set (insn) == 0) | |
1966 | return 0; | |
1967 | return link; | |
1968 | } | |
1969 | return NULL; | |
d9c695ff RK |
1970 | } |
1971 | ||
8f3e7a26 RK |
1972 | /* Return true if DATUM, or any overlap of DATUM, of kind CODE is found |
1973 | in the CALL_INSN_FUNCTION_USAGE information of INSN. */ | |
1974 | ||
1975 | int | |
0c20a65f | 1976 | find_reg_fusage (rtx insn, enum rtx_code code, rtx datum) |
8f3e7a26 RK |
1977 | { |
1978 | /* If it's not a CALL_INSN, it can't possibly have a | |
1979 | CALL_INSN_FUNCTION_USAGE field, so don't bother checking. */ | |
1980 | if (GET_CODE (insn) != CALL_INSN) | |
1981 | return 0; | |
1982 | ||
1983 | if (! datum) | |
8e2e89f7 | 1984 | abort (); |
8f3e7a26 RK |
1985 | |
1986 | if (GET_CODE (datum) != REG) | |
1987 | { | |
b3694847 | 1988 | rtx link; |
8f3e7a26 RK |
1989 | |
1990 | for (link = CALL_INSN_FUNCTION_USAGE (insn); | |
a6a2274a | 1991 | link; |
8f3e7a26 | 1992 | link = XEXP (link, 1)) |
a6a2274a | 1993 | if (GET_CODE (XEXP (link, 0)) == code |
cc863bea | 1994 | && rtx_equal_p (datum, XEXP (XEXP (link, 0), 0))) |
a6a2274a | 1995 | return 1; |
8f3e7a26 RK |
1996 | } |
1997 | else | |
1998 | { | |
770ae6cc | 1999 | unsigned int regno = REGNO (datum); |
8f3e7a26 RK |
2000 | |
2001 | /* CALL_INSN_FUNCTION_USAGE information cannot contain references | |
2002 | to pseudo registers, so don't bother checking. */ | |
2003 | ||
2004 | if (regno < FIRST_PSEUDO_REGISTER) | |
a6a2274a | 2005 | { |
770ae6cc | 2006 | unsigned int end_regno |
66fd46b6 | 2007 | = regno + hard_regno_nregs[regno][GET_MODE (datum)]; |
770ae6cc | 2008 | unsigned int i; |
8f3e7a26 RK |
2009 | |
2010 | for (i = regno; i < end_regno; i++) | |
2011 | if (find_regno_fusage (insn, code, i)) | |
2012 | return 1; | |
a6a2274a | 2013 | } |
8f3e7a26 RK |
2014 | } |
2015 | ||
2016 | return 0; | |
2017 | } | |
2018 | ||
2019 | /* Return true if REGNO, or any overlap of REGNO, of kind CODE is found | |
2020 | in the CALL_INSN_FUNCTION_USAGE information of INSN. */ | |
2021 | ||
2022 | int | |
0c20a65f | 2023 | find_regno_fusage (rtx insn, enum rtx_code code, unsigned int regno) |
8f3e7a26 | 2024 | { |
b3694847 | 2025 | rtx link; |
8f3e7a26 RK |
2026 | |
2027 | /* CALL_INSN_FUNCTION_USAGE information cannot contain references | |
2028 | to pseudo registers, so don't bother checking. */ | |
2029 | ||
2030 | if (regno >= FIRST_PSEUDO_REGISTER | |
2031 | || GET_CODE (insn) != CALL_INSN ) | |
2032 | return 0; | |
2033 | ||
2034 | for (link = CALL_INSN_FUNCTION_USAGE (insn); link; link = XEXP (link, 1)) | |
83ab3839 | 2035 | { |
770ae6cc RK |
2036 | unsigned int regnote; |
2037 | rtx op, reg; | |
83ab3839 RH |
2038 | |
2039 | if (GET_CODE (op = XEXP (link, 0)) == code | |
2040 | && GET_CODE (reg = XEXP (op, 0)) == REG | |
2041 | && (regnote = REGNO (reg)) <= regno | |
66fd46b6 | 2042 | && regnote + hard_regno_nregs[regnote][GET_MODE (reg)] > regno) |
83ab3839 RH |
2043 | return 1; |
2044 | } | |
8f3e7a26 RK |
2045 | |
2046 | return 0; | |
2047 | } | |
a6a063b8 AM |
2048 | |
2049 | /* Return true if INSN is a call to a pure function. */ | |
2050 | ||
2051 | int | |
0c20a65f | 2052 | pure_call_p (rtx insn) |
a6a063b8 AM |
2053 | { |
2054 | rtx link; | |
2055 | ||
2056 | if (GET_CODE (insn) != CALL_INSN || ! CONST_OR_PURE_CALL_P (insn)) | |
2057 | return 0; | |
2058 | ||
2059 | /* Look for the note that differentiates const and pure functions. */ | |
2060 | for (link = CALL_INSN_FUNCTION_USAGE (insn); link; link = XEXP (link, 1)) | |
2061 | { | |
2062 | rtx u, m; | |
2063 | ||
2064 | if (GET_CODE (u = XEXP (link, 0)) == USE | |
2065 | && GET_CODE (m = XEXP (u, 0)) == MEM && GET_MODE (m) == BLKmode | |
2066 | && GET_CODE (XEXP (m, 0)) == SCRATCH) | |
2067 | return 1; | |
2068 | } | |
2069 | ||
2070 | return 0; | |
2071 | } | |
2c88418c RS |
2072 | \f |
2073 | /* Remove register note NOTE from the REG_NOTES of INSN. */ | |
2074 | ||
2075 | void | |
0c20a65f | 2076 | remove_note (rtx insn, rtx note) |
2c88418c | 2077 | { |
b3694847 | 2078 | rtx link; |
2c88418c | 2079 | |
49c3bb12 RH |
2080 | if (note == NULL_RTX) |
2081 | return; | |
2082 | ||
2c88418c RS |
2083 | if (REG_NOTES (insn) == note) |
2084 | { | |
2085 | REG_NOTES (insn) = XEXP (note, 1); | |
2086 | return; | |
2087 | } | |
2088 | ||
2089 | for (link = REG_NOTES (insn); link; link = XEXP (link, 1)) | |
2090 | if (XEXP (link, 1) == note) | |
2091 | { | |
2092 | XEXP (link, 1) = XEXP (note, 1); | |
2093 | return; | |
2094 | } | |
2095 | ||
2096 | abort (); | |
2097 | } | |
55a98783 | 2098 | |
5f0d2358 RK |
2099 | /* Search LISTP (an EXPR_LIST) for an entry whose first operand is NODE and |
2100 | return 1 if it is found. A simple equality test is used to determine if | |
2101 | NODE matches. */ | |
2102 | ||
2103 | int | |
0c20a65f | 2104 | in_expr_list_p (rtx listp, rtx node) |
5f0d2358 RK |
2105 | { |
2106 | rtx x; | |
2107 | ||
2108 | for (x = listp; x; x = XEXP (x, 1)) | |
2109 | if (node == XEXP (x, 0)) | |
2110 | return 1; | |
2111 | ||
2112 | return 0; | |
2113 | } | |
2114 | ||
dd248abd RK |
2115 | /* Search LISTP (an EXPR_LIST) for an entry whose first operand is NODE and |
2116 | remove that entry from the list if it is found. | |
55a98783 | 2117 | |
dd248abd | 2118 | A simple equality test is used to determine if NODE matches. */ |
55a98783 JL |
2119 | |
2120 | void | |
0c20a65f | 2121 | remove_node_from_expr_list (rtx node, rtx *listp) |
55a98783 JL |
2122 | { |
2123 | rtx temp = *listp; | |
2124 | rtx prev = NULL_RTX; | |
2125 | ||
2126 | while (temp) | |
2127 | { | |
2128 | if (node == XEXP (temp, 0)) | |
2129 | { | |
2130 | /* Splice the node out of the list. */ | |
2131 | if (prev) | |
2132 | XEXP (prev, 1) = XEXP (temp, 1); | |
2133 | else | |
2134 | *listp = XEXP (temp, 1); | |
2135 | ||
2136 | return; | |
2137 | } | |
dd248abd RK |
2138 | |
2139 | prev = temp; | |
55a98783 JL |
2140 | temp = XEXP (temp, 1); |
2141 | } | |
2142 | } | |
2c88418c | 2143 | \f |
2b067faf RS |
2144 | /* Nonzero if X contains any volatile instructions. These are instructions |
2145 | which may cause unpredictable machine state instructions, and thus no | |
2146 | instructions should be moved or combined across them. This includes | |
2147 | only volatile asms and UNSPEC_VOLATILE instructions. */ | |
2148 | ||
2149 | int | |
0c20a65f | 2150 | volatile_insn_p (rtx x) |
2b067faf | 2151 | { |
b3694847 | 2152 | RTX_CODE code; |
2b067faf RS |
2153 | |
2154 | code = GET_CODE (x); | |
2155 | switch (code) | |
2156 | { | |
2157 | case LABEL_REF: | |
2158 | case SYMBOL_REF: | |
2159 | case CONST_INT: | |
2160 | case CONST: | |
2161 | case CONST_DOUBLE: | |
69ef87e2 | 2162 | case CONST_VECTOR: |
2b067faf RS |
2163 | case CC0: |
2164 | case PC: | |
2165 | case REG: | |
2166 | case SCRATCH: | |
2167 | case CLOBBER: | |
2b067faf RS |
2168 | case ADDR_VEC: |
2169 | case ADDR_DIFF_VEC: | |
2170 | case CALL: | |
2171 | case MEM: | |
2172 | return 0; | |
2173 | ||
2174 | case UNSPEC_VOLATILE: | |
2175 | /* case TRAP_IF: This isn't clear yet. */ | |
2176 | return 1; | |
2177 | ||
4c46ea23 | 2178 | case ASM_INPUT: |
2b067faf RS |
2179 | case ASM_OPERANDS: |
2180 | if (MEM_VOLATILE_P (x)) | |
2181 | return 1; | |
e9a25f70 JL |
2182 | |
2183 | default: | |
2184 | break; | |
2b067faf RS |
2185 | } |
2186 | ||
2187 | /* Recursively scan the operands of this expression. */ | |
2188 | ||
2189 | { | |
b3694847 SS |
2190 | const char *fmt = GET_RTX_FORMAT (code); |
2191 | int i; | |
a6a2274a | 2192 | |
2b067faf RS |
2193 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) |
2194 | { | |
2195 | if (fmt[i] == 'e') | |
2196 | { | |
31001f72 | 2197 | if (volatile_insn_p (XEXP (x, i))) |
2b067faf RS |
2198 | return 1; |
2199 | } | |
d4757e6a | 2200 | else if (fmt[i] == 'E') |
2b067faf | 2201 | { |
b3694847 | 2202 | int j; |
2b067faf | 2203 | for (j = 0; j < XVECLEN (x, i); j++) |
31001f72 | 2204 | if (volatile_insn_p (XVECEXP (x, i, j))) |
2b067faf RS |
2205 | return 1; |
2206 | } | |
2207 | } | |
2208 | } | |
2209 | return 0; | |
2210 | } | |
2211 | ||
2c88418c | 2212 | /* Nonzero if X contains any volatile memory references |
2ac4fed0 | 2213 | UNSPEC_VOLATILE operations or volatile ASM_OPERANDS expressions. */ |
2c88418c RS |
2214 | |
2215 | int | |
0c20a65f | 2216 | volatile_refs_p (rtx x) |
2c88418c | 2217 | { |
b3694847 | 2218 | RTX_CODE code; |
2c88418c RS |
2219 | |
2220 | code = GET_CODE (x); | |
2221 | switch (code) | |
2222 | { | |
2223 | case LABEL_REF: | |
2224 | case SYMBOL_REF: | |
2225 | case CONST_INT: | |
2226 | case CONST: | |
2227 | case CONST_DOUBLE: | |
69ef87e2 | 2228 | case CONST_VECTOR: |
2c88418c RS |
2229 | case CC0: |
2230 | case PC: | |
2231 | case REG: | |
2232 | case SCRATCH: | |
2233 | case CLOBBER: | |
2c88418c RS |
2234 | case ADDR_VEC: |
2235 | case ADDR_DIFF_VEC: | |
2236 | return 0; | |
2237 | ||
2ac4fed0 | 2238 | case UNSPEC_VOLATILE: |
2c88418c RS |
2239 | return 1; |
2240 | ||
2241 | case MEM: | |
4c46ea23 | 2242 | case ASM_INPUT: |
2c88418c RS |
2243 | case ASM_OPERANDS: |
2244 | if (MEM_VOLATILE_P (x)) | |
2245 | return 1; | |
e9a25f70 JL |
2246 | |
2247 | default: | |
2248 | break; | |
2c88418c RS |
2249 | } |
2250 | ||
2251 | /* Recursively scan the operands of this expression. */ | |
2252 | ||
2253 | { | |
b3694847 SS |
2254 | const char *fmt = GET_RTX_FORMAT (code); |
2255 | int i; | |
a6a2274a | 2256 | |
2c88418c RS |
2257 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) |
2258 | { | |
2259 | if (fmt[i] == 'e') | |
2260 | { | |
2261 | if (volatile_refs_p (XEXP (x, i))) | |
2262 | return 1; | |
2263 | } | |
d4757e6a | 2264 | else if (fmt[i] == 'E') |
2c88418c | 2265 | { |
b3694847 | 2266 | int j; |
2c88418c RS |
2267 | for (j = 0; j < XVECLEN (x, i); j++) |
2268 | if (volatile_refs_p (XVECEXP (x, i, j))) | |
2269 | return 1; | |
2270 | } | |
2271 | } | |
2272 | } | |
2273 | return 0; | |
2274 | } | |
2275 | ||
2276 | /* Similar to above, except that it also rejects register pre- and post- | |
2277 | incrementing. */ | |
2278 | ||
2279 | int | |
0c20a65f | 2280 | side_effects_p (rtx x) |
2c88418c | 2281 | { |
b3694847 | 2282 | RTX_CODE code; |
2c88418c RS |
2283 | |
2284 | code = GET_CODE (x); | |
2285 | switch (code) | |
2286 | { | |
2287 | case LABEL_REF: | |
2288 | case SYMBOL_REF: | |
2289 | case CONST_INT: | |
2290 | case CONST: | |
2291 | case CONST_DOUBLE: | |
69ef87e2 | 2292 | case CONST_VECTOR: |
2c88418c RS |
2293 | case CC0: |
2294 | case PC: | |
2295 | case REG: | |
2296 | case SCRATCH: | |
2c88418c RS |
2297 | case ADDR_VEC: |
2298 | case ADDR_DIFF_VEC: | |
2299 | return 0; | |
2300 | ||
2301 | case CLOBBER: | |
2302 | /* Reject CLOBBER with a non-VOID mode. These are made by combine.c | |
2303 | when some combination can't be done. If we see one, don't think | |
2304 | that we can simplify the expression. */ | |
2305 | return (GET_MODE (x) != VOIDmode); | |
2306 | ||
2307 | case PRE_INC: | |
2308 | case PRE_DEC: | |
2309 | case POST_INC: | |
2310 | case POST_DEC: | |
1fb9c5cd MH |
2311 | case PRE_MODIFY: |
2312 | case POST_MODIFY: | |
2c88418c | 2313 | case CALL: |
2ac4fed0 | 2314 | case UNSPEC_VOLATILE: |
2c88418c RS |
2315 | /* case TRAP_IF: This isn't clear yet. */ |
2316 | return 1; | |
2317 | ||
2318 | case MEM: | |
4c46ea23 | 2319 | case ASM_INPUT: |
2c88418c RS |
2320 | case ASM_OPERANDS: |
2321 | if (MEM_VOLATILE_P (x)) | |
2322 | return 1; | |
e9a25f70 JL |
2323 | |
2324 | default: | |
2325 | break; | |
2c88418c RS |
2326 | } |
2327 | ||
2328 | /* Recursively scan the operands of this expression. */ | |
2329 | ||
2330 | { | |
b3694847 SS |
2331 | const char *fmt = GET_RTX_FORMAT (code); |
2332 | int i; | |
a6a2274a | 2333 | |
2c88418c RS |
2334 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) |
2335 | { | |
2336 | if (fmt[i] == 'e') | |
2337 | { | |
2338 | if (side_effects_p (XEXP (x, i))) | |
2339 | return 1; | |
2340 | } | |
d4757e6a | 2341 | else if (fmt[i] == 'E') |
2c88418c | 2342 | { |
b3694847 | 2343 | int j; |
2c88418c RS |
2344 | for (j = 0; j < XVECLEN (x, i); j++) |
2345 | if (side_effects_p (XVECEXP (x, i, j))) | |
2346 | return 1; | |
2347 | } | |
2348 | } | |
2349 | } | |
2350 | return 0; | |
2351 | } | |
2352 | \f | |
2353 | /* Return nonzero if evaluating rtx X might cause a trap. */ | |
2354 | ||
2355 | int | |
0c20a65f | 2356 | may_trap_p (rtx x) |
2c88418c RS |
2357 | { |
2358 | int i; | |
2359 | enum rtx_code code; | |
6f7d635c | 2360 | const char *fmt; |
2c88418c RS |
2361 | |
2362 | if (x == 0) | |
2363 | return 0; | |
2364 | code = GET_CODE (x); | |
2365 | switch (code) | |
2366 | { | |
2367 | /* Handle these cases quickly. */ | |
2368 | case CONST_INT: | |
2369 | case CONST_DOUBLE: | |
69ef87e2 | 2370 | case CONST_VECTOR: |
2c88418c RS |
2371 | case SYMBOL_REF: |
2372 | case LABEL_REF: | |
2373 | case CONST: | |
2374 | case PC: | |
2375 | case CC0: | |
2376 | case REG: | |
2377 | case SCRATCH: | |
2378 | return 0; | |
2379 | ||
22aa60a1 | 2380 | case ASM_INPUT: |
2ac4fed0 | 2381 | case UNSPEC_VOLATILE: |
2c88418c RS |
2382 | case TRAP_IF: |
2383 | return 1; | |
2384 | ||
22aa60a1 RH |
2385 | case ASM_OPERANDS: |
2386 | return MEM_VOLATILE_P (x); | |
2387 | ||
2c88418c RS |
2388 | /* Memory ref can trap unless it's a static var or a stack slot. */ |
2389 | case MEM: | |
4da2eb6b RH |
2390 | if (MEM_NOTRAP_P (x)) |
2391 | return 0; | |
2c88418c RS |
2392 | return rtx_addr_can_trap_p (XEXP (x, 0)); |
2393 | ||
2394 | /* Division by a non-constant might trap. */ | |
2395 | case DIV: | |
2396 | case MOD: | |
2397 | case UDIV: | |
2398 | case UMOD: | |
52bfebf0 RS |
2399 | if (HONOR_SNANS (GET_MODE (x))) |
2400 | return 1; | |
e9a25f70 | 2401 | if (! CONSTANT_P (XEXP (x, 1)) |
f5eb5fd0 JH |
2402 | || (GET_MODE_CLASS (GET_MODE (x)) == MODE_FLOAT |
2403 | && flag_trapping_math)) | |
2c88418c | 2404 | return 1; |
30c3267c | 2405 | if (XEXP (x, 1) == const0_rtx) |
2c88418c | 2406 | return 1; |
e9a25f70 JL |
2407 | break; |
2408 | ||
b278301b RK |
2409 | case EXPR_LIST: |
2410 | /* An EXPR_LIST is used to represent a function call. This | |
2411 | certainly may trap. */ | |
2412 | return 1; | |
e9a25f70 | 2413 | |
734508ea JW |
2414 | case GE: |
2415 | case GT: | |
2416 | case LE: | |
2417 | case LT: | |
55143861 | 2418 | case COMPARE: |
734508ea | 2419 | /* Some floating point comparisons may trap. */ |
f5eb5fd0 JH |
2420 | if (!flag_trapping_math) |
2421 | break; | |
734508ea JW |
2422 | /* ??? There is no machine independent way to check for tests that trap |
2423 | when COMPARE is used, though many targets do make this distinction. | |
2424 | For instance, sparc uses CCFPE for compares which generate exceptions | |
2425 | and CCFP for compares which do not generate exceptions. */ | |
52bfebf0 | 2426 | if (HONOR_NANS (GET_MODE (x))) |
55143861 JJ |
2427 | return 1; |
2428 | /* But often the compare has some CC mode, so check operand | |
2429 | modes as well. */ | |
52bfebf0 RS |
2430 | if (HONOR_NANS (GET_MODE (XEXP (x, 0))) |
2431 | || HONOR_NANS (GET_MODE (XEXP (x, 1)))) | |
2432 | return 1; | |
2433 | break; | |
2434 | ||
2435 | case EQ: | |
2436 | case NE: | |
2437 | if (HONOR_SNANS (GET_MODE (x))) | |
2438 | return 1; | |
2439 | /* Often comparison is CC mode, so check operand modes. */ | |
2440 | if (HONOR_SNANS (GET_MODE (XEXP (x, 0))) | |
2441 | || HONOR_SNANS (GET_MODE (XEXP (x, 1)))) | |
55143861 JJ |
2442 | return 1; |
2443 | break; | |
2444 | ||
22fd5743 FH |
2445 | case FIX: |
2446 | /* Conversion of floating point might trap. */ | |
2447 | if (flag_trapping_math && HONOR_NANS (GET_MODE (XEXP (x, 0)))) | |
2448 | return 1; | |
2449 | break; | |
2450 | ||
05cc23e8 RH |
2451 | case NEG: |
2452 | case ABS: | |
2453 | /* These operations don't trap even with floating point. */ | |
2454 | break; | |
2455 | ||
2c88418c RS |
2456 | default: |
2457 | /* Any floating arithmetic may trap. */ | |
f5eb5fd0 JH |
2458 | if (GET_MODE_CLASS (GET_MODE (x)) == MODE_FLOAT |
2459 | && flag_trapping_math) | |
2c88418c RS |
2460 | return 1; |
2461 | } | |
2462 | ||
2463 | fmt = GET_RTX_FORMAT (code); | |
2464 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
2465 | { | |
2466 | if (fmt[i] == 'e') | |
2467 | { | |
2468 | if (may_trap_p (XEXP (x, i))) | |
2469 | return 1; | |
2470 | } | |
2471 | else if (fmt[i] == 'E') | |
2472 | { | |
b3694847 | 2473 | int j; |
2c88418c RS |
2474 | for (j = 0; j < XVECLEN (x, i); j++) |
2475 | if (may_trap_p (XVECEXP (x, i, j))) | |
2476 | return 1; | |
2477 | } | |
2478 | } | |
2479 | return 0; | |
2480 | } | |
2481 | \f | |
2482 | /* Return nonzero if X contains a comparison that is not either EQ or NE, | |
2483 | i.e., an inequality. */ | |
2484 | ||
2485 | int | |
0c20a65f | 2486 | inequality_comparisons_p (rtx x) |
2c88418c | 2487 | { |
b3694847 SS |
2488 | const char *fmt; |
2489 | int len, i; | |
2490 | enum rtx_code code = GET_CODE (x); | |
2c88418c RS |
2491 | |
2492 | switch (code) | |
2493 | { | |
2494 | case REG: | |
2495 | case SCRATCH: | |
2496 | case PC: | |
2497 | case CC0: | |
2498 | case CONST_INT: | |
2499 | case CONST_DOUBLE: | |
69ef87e2 | 2500 | case CONST_VECTOR: |
2c88418c RS |
2501 | case CONST: |
2502 | case LABEL_REF: | |
2503 | case SYMBOL_REF: | |
2504 | return 0; | |
2505 | ||
2506 | case LT: | |
2507 | case LTU: | |
2508 | case GT: | |
2509 | case GTU: | |
2510 | case LE: | |
2511 | case LEU: | |
2512 | case GE: | |
2513 | case GEU: | |
2514 | return 1; | |
a6a2274a | 2515 | |
e9a25f70 JL |
2516 | default: |
2517 | break; | |
2c88418c RS |
2518 | } |
2519 | ||
2520 | len = GET_RTX_LENGTH (code); | |
2521 | fmt = GET_RTX_FORMAT (code); | |
2522 | ||
2523 | for (i = 0; i < len; i++) | |
2524 | { | |
2525 | if (fmt[i] == 'e') | |
2526 | { | |
2527 | if (inequality_comparisons_p (XEXP (x, i))) | |
2528 | return 1; | |
2529 | } | |
2530 | else if (fmt[i] == 'E') | |
2531 | { | |
b3694847 | 2532 | int j; |
2c88418c RS |
2533 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) |
2534 | if (inequality_comparisons_p (XVECEXP (x, i, j))) | |
2535 | return 1; | |
2536 | } | |
2537 | } | |
a6a2274a | 2538 | |
2c88418c RS |
2539 | return 0; |
2540 | } | |
2541 | \f | |
1ed0205e VM |
2542 | /* Replace any occurrence of FROM in X with TO. The function does |
2543 | not enter into CONST_DOUBLE for the replace. | |
2c88418c RS |
2544 | |
2545 | Note that copying is not done so X must not be shared unless all copies | |
2546 | are to be modified. */ | |
2547 | ||
2548 | rtx | |
0c20a65f | 2549 | replace_rtx (rtx x, rtx from, rtx to) |
2c88418c | 2550 | { |
b3694847 SS |
2551 | int i, j; |
2552 | const char *fmt; | |
2c88418c | 2553 | |
1ed0205e | 2554 | /* The following prevents loops occurrence when we change MEM in |
dc297297 | 2555 | CONST_DOUBLE onto the same CONST_DOUBLE. */ |
1ed0205e VM |
2556 | if (x != 0 && GET_CODE (x) == CONST_DOUBLE) |
2557 | return x; | |
2558 | ||
2c88418c RS |
2559 | if (x == from) |
2560 | return to; | |
2561 | ||
2562 | /* Allow this function to make replacements in EXPR_LISTs. */ | |
2563 | if (x == 0) | |
2564 | return 0; | |
2565 | ||
9dd791c8 AO |
2566 | if (GET_CODE (x) == SUBREG) |
2567 | { | |
2568 | rtx new = replace_rtx (SUBREG_REG (x), from, to); | |
2569 | ||
2570 | if (GET_CODE (new) == CONST_INT) | |
2571 | { | |
2572 | x = simplify_subreg (GET_MODE (x), new, | |
2573 | GET_MODE (SUBREG_REG (x)), | |
2574 | SUBREG_BYTE (x)); | |
2575 | if (! x) | |
2576 | abort (); | |
2577 | } | |
2578 | else | |
2579 | SUBREG_REG (x) = new; | |
2580 | ||
2581 | return x; | |
2582 | } | |
2583 | else if (GET_CODE (x) == ZERO_EXTEND) | |
2584 | { | |
2585 | rtx new = replace_rtx (XEXP (x, 0), from, to); | |
2586 | ||
2587 | if (GET_CODE (new) == CONST_INT) | |
2588 | { | |
2589 | x = simplify_unary_operation (ZERO_EXTEND, GET_MODE (x), | |
2590 | new, GET_MODE (XEXP (x, 0))); | |
2591 | if (! x) | |
2592 | abort (); | |
2593 | } | |
2594 | else | |
2595 | XEXP (x, 0) = new; | |
2596 | ||
2597 | return x; | |
2598 | } | |
2599 | ||
2c88418c RS |
2600 | fmt = GET_RTX_FORMAT (GET_CODE (x)); |
2601 | for (i = GET_RTX_LENGTH (GET_CODE (x)) - 1; i >= 0; i--) | |
2602 | { | |
2603 | if (fmt[i] == 'e') | |
2604 | XEXP (x, i) = replace_rtx (XEXP (x, i), from, to); | |
2605 | else if (fmt[i] == 'E') | |
2606 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) | |
2607 | XVECEXP (x, i, j) = replace_rtx (XVECEXP (x, i, j), from, to); | |
2608 | } | |
2609 | ||
2610 | return x; | |
a6a2274a | 2611 | } |
2c88418c RS |
2612 | \f |
2613 | /* Throughout the rtx X, replace many registers according to REG_MAP. | |
2614 | Return the replacement for X (which may be X with altered contents). | |
2615 | REG_MAP[R] is the replacement for register R, or 0 for don't replace. | |
a6a2274a | 2616 | NREGS is the length of REG_MAP; regs >= NREGS are not mapped. |
2c88418c RS |
2617 | |
2618 | We only support REG_MAP entries of REG or SUBREG. Also, hard registers | |
2619 | should not be mapped to pseudos or vice versa since validate_change | |
2620 | is not called. | |
2621 | ||
2622 | If REPLACE_DEST is 1, replacements are also done in destinations; | |
2623 | otherwise, only sources are replaced. */ | |
2624 | ||
2625 | rtx | |
0c20a65f | 2626 | replace_regs (rtx x, rtx *reg_map, unsigned int nregs, int replace_dest) |
2c88418c | 2627 | { |
b3694847 SS |
2628 | enum rtx_code code; |
2629 | int i; | |
2630 | const char *fmt; | |
2c88418c RS |
2631 | |
2632 | if (x == 0) | |
2633 | return x; | |
2634 | ||
2635 | code = GET_CODE (x); | |
2636 | switch (code) | |
2637 | { | |
2638 | case SCRATCH: | |
2639 | case PC: | |
2640 | case CC0: | |
2641 | case CONST_INT: | |
2642 | case CONST_DOUBLE: | |
69ef87e2 | 2643 | case CONST_VECTOR: |
2c88418c RS |
2644 | case CONST: |
2645 | case SYMBOL_REF: | |
2646 | case LABEL_REF: | |
2647 | return x; | |
2648 | ||
2649 | case REG: | |
2650 | /* Verify that the register has an entry before trying to access it. */ | |
2651 | if (REGNO (x) < nregs && reg_map[REGNO (x)] != 0) | |
3eb8f14c JW |
2652 | { |
2653 | /* SUBREGs can't be shared. Always return a copy to ensure that if | |
2654 | this replacement occurs more than once then each instance will | |
2655 | get distinct rtx. */ | |
2656 | if (GET_CODE (reg_map[REGNO (x)]) == SUBREG) | |
2657 | return copy_rtx (reg_map[REGNO (x)]); | |
2658 | return reg_map[REGNO (x)]; | |
2659 | } | |
2c88418c RS |
2660 | return x; |
2661 | ||
2662 | case SUBREG: | |
2663 | /* Prevent making nested SUBREGs. */ | |
2664 | if (GET_CODE (SUBREG_REG (x)) == REG && REGNO (SUBREG_REG (x)) < nregs | |
2665 | && reg_map[REGNO (SUBREG_REG (x))] != 0 | |
2666 | && GET_CODE (reg_map[REGNO (SUBREG_REG (x))]) == SUBREG) | |
2667 | { | |
2668 | rtx map_val = reg_map[REGNO (SUBREG_REG (x))]; | |
e0e08ac2 | 2669 | return simplify_gen_subreg (GET_MODE (x), map_val, |
a6a2274a | 2670 | GET_MODE (SUBREG_REG (x)), |
e0e08ac2 | 2671 | SUBREG_BYTE (x)); |
2c88418c RS |
2672 | } |
2673 | break; | |
2674 | ||
2675 | case SET: | |
2676 | if (replace_dest) | |
2677 | SET_DEST (x) = replace_regs (SET_DEST (x), reg_map, nregs, 0); | |
2678 | ||
2679 | else if (GET_CODE (SET_DEST (x)) == MEM | |
2680 | || GET_CODE (SET_DEST (x)) == STRICT_LOW_PART) | |
2681 | /* Even if we are not to replace destinations, replace register if it | |
2682 | is CONTAINED in destination (destination is memory or | |
2683 | STRICT_LOW_PART). */ | |
2684 | XEXP (SET_DEST (x), 0) = replace_regs (XEXP (SET_DEST (x), 0), | |
2685 | reg_map, nregs, 0); | |
2686 | else if (GET_CODE (SET_DEST (x)) == ZERO_EXTRACT) | |
2687 | /* Similarly, for ZERO_EXTRACT we replace all operands. */ | |
2688 | break; | |
2689 | ||
2690 | SET_SRC (x) = replace_regs (SET_SRC (x), reg_map, nregs, 0); | |
2691 | return x; | |
a6a2274a | 2692 | |
e9a25f70 JL |
2693 | default: |
2694 | break; | |
2c88418c RS |
2695 | } |
2696 | ||
2697 | fmt = GET_RTX_FORMAT (code); | |
2698 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
2699 | { | |
2700 | if (fmt[i] == 'e') | |
2701 | XEXP (x, i) = replace_regs (XEXP (x, i), reg_map, nregs, replace_dest); | |
d4757e6a | 2702 | else if (fmt[i] == 'E') |
2c88418c | 2703 | { |
b3694847 | 2704 | int j; |
2c88418c RS |
2705 | for (j = 0; j < XVECLEN (x, i); j++) |
2706 | XVECEXP (x, i, j) = replace_regs (XVECEXP (x, i, j), reg_map, | |
2707 | nregs, replace_dest); | |
2708 | } | |
2709 | } | |
2710 | return x; | |
2711 | } | |
2a1777af | 2712 | |
39811184 | 2713 | /* Replace occurrences of the old label in *X with the new one. |
4af16369 | 2714 | DATA is a REPLACE_LABEL_DATA containing the old and new labels. */ |
39811184 JZ |
2715 | |
2716 | int | |
0c20a65f | 2717 | replace_label (rtx *x, void *data) |
39811184 JZ |
2718 | { |
2719 | rtx l = *x; | |
4af16369 JZ |
2720 | rtx old_label = ((replace_label_data *) data)->r1; |
2721 | rtx new_label = ((replace_label_data *) data)->r2; | |
2722 | bool update_label_nuses = ((replace_label_data *) data)->update_label_nuses; | |
39811184 JZ |
2723 | |
2724 | if (l == NULL_RTX) | |
2725 | return 0; | |
2726 | ||
173cd571 JZ |
2727 | if (GET_CODE (l) == SYMBOL_REF |
2728 | && CONSTANT_POOL_ADDRESS_P (l)) | |
4af16369 | 2729 | { |
173cd571 | 2730 | rtx c = get_pool_constant (l); |
4af16369 JZ |
2731 | if (rtx_referenced_p (old_label, c)) |
2732 | { | |
2733 | rtx new_c, new_l; | |
2734 | replace_label_data *d = (replace_label_data *) data; | |
0c20a65f | 2735 | |
4af16369 JZ |
2736 | /* Create a copy of constant C; replace the label inside |
2737 | but do not update LABEL_NUSES because uses in constant pool | |
2738 | are not counted. */ | |
2739 | new_c = copy_rtx (c); | |
2740 | d->update_label_nuses = false; | |
2741 | for_each_rtx (&new_c, replace_label, data); | |
2742 | d->update_label_nuses = update_label_nuses; | |
2743 | ||
2744 | /* Add the new constant NEW_C to constant pool and replace | |
2745 | the old reference to constant by new reference. */ | |
173cd571 | 2746 | new_l = XEXP (force_const_mem (get_pool_mode (l), new_c), 0); |
4af16369 JZ |
2747 | *x = replace_rtx (l, l, new_l); |
2748 | } | |
2749 | return 0; | |
2750 | } | |
2751 | ||
39811184 JZ |
2752 | /* If this is a JUMP_INSN, then we also need to fix the JUMP_LABEL |
2753 | field. This is not handled by for_each_rtx because it doesn't | |
2754 | handle unprinted ('0') fields. */ | |
2755 | if (GET_CODE (l) == JUMP_INSN && JUMP_LABEL (l) == old_label) | |
2756 | JUMP_LABEL (l) = new_label; | |
39811184 | 2757 | |
4af16369 JZ |
2758 | if ((GET_CODE (l) == LABEL_REF |
2759 | || GET_CODE (l) == INSN_LIST) | |
2760 | && XEXP (l, 0) == old_label) | |
2761 | { | |
2762 | XEXP (l, 0) = new_label; | |
2763 | if (update_label_nuses) | |
2764 | { | |
2765 | ++LABEL_NUSES (new_label); | |
2766 | --LABEL_NUSES (old_label); | |
2767 | } | |
2768 | return 0; | |
2769 | } | |
39811184 JZ |
2770 | |
2771 | return 0; | |
2772 | } | |
2773 | ||
4af16369 JZ |
2774 | /* When *BODY is equal to X or X is directly referenced by *BODY |
2775 | return nonzero, thus FOR_EACH_RTX stops traversing and returns nonzero | |
2776 | too, otherwise FOR_EACH_RTX continues traversing *BODY. */ | |
39811184 JZ |
2777 | |
2778 | static int | |
0c20a65f | 2779 | rtx_referenced_p_1 (rtx *body, void *x) |
39811184 | 2780 | { |
4af16369 JZ |
2781 | rtx y = (rtx) x; |
2782 | ||
2783 | if (*body == NULL_RTX) | |
2784 | return y == NULL_RTX; | |
2785 | ||
2786 | /* Return true if a label_ref *BODY refers to label Y. */ | |
2787 | if (GET_CODE (*body) == LABEL_REF && GET_CODE (y) == CODE_LABEL) | |
2788 | return XEXP (*body, 0) == y; | |
2789 | ||
2790 | /* If *BODY is a reference to pool constant traverse the constant. */ | |
2791 | if (GET_CODE (*body) == SYMBOL_REF | |
2792 | && CONSTANT_POOL_ADDRESS_P (*body)) | |
2793 | return rtx_referenced_p (y, get_pool_constant (*body)); | |
2794 | ||
2795 | /* By default, compare the RTL expressions. */ | |
2796 | return rtx_equal_p (*body, y); | |
39811184 JZ |
2797 | } |
2798 | ||
4af16369 | 2799 | /* Return true if X is referenced in BODY. */ |
39811184 JZ |
2800 | |
2801 | int | |
0c20a65f | 2802 | rtx_referenced_p (rtx x, rtx body) |
39811184 | 2803 | { |
4af16369 | 2804 | return for_each_rtx (&body, rtx_referenced_p_1, x); |
39811184 JZ |
2805 | } |
2806 | ||
ee735eef JZ |
2807 | /* If INSN is a tablejump return true and store the label (before jump table) to |
2808 | *LABELP and the jump table to *TABLEP. LABELP and TABLEP may be NULL. */ | |
39811184 JZ |
2809 | |
2810 | bool | |
ee735eef | 2811 | tablejump_p (rtx insn, rtx *labelp, rtx *tablep) |
39811184 | 2812 | { |
ee735eef JZ |
2813 | rtx label, table; |
2814 | ||
2815 | if (GET_CODE (insn) == JUMP_INSN | |
2816 | && (label = JUMP_LABEL (insn)) != NULL_RTX | |
2817 | && (table = next_active_insn (label)) != NULL_RTX | |
2818 | && GET_CODE (table) == JUMP_INSN | |
2819 | && (GET_CODE (PATTERN (table)) == ADDR_VEC | |
2820 | || GET_CODE (PATTERN (table)) == ADDR_DIFF_VEC)) | |
39811184 | 2821 | { |
ee735eef JZ |
2822 | if (labelp) |
2823 | *labelp = label; | |
2824 | if (tablep) | |
2825 | *tablep = table; | |
39811184 JZ |
2826 | return true; |
2827 | } | |
2828 | return false; | |
2829 | } | |
2830 | ||
fce7e199 RH |
2831 | /* A subroutine of computed_jump_p, return 1 if X contains a REG or MEM or |
2832 | constant that is not in the constant pool and not in the condition | |
2833 | of an IF_THEN_ELSE. */ | |
2a1777af JL |
2834 | |
2835 | static int | |
0c20a65f | 2836 | computed_jump_p_1 (rtx x) |
2a1777af JL |
2837 | { |
2838 | enum rtx_code code = GET_CODE (x); | |
2839 | int i, j; | |
6f7d635c | 2840 | const char *fmt; |
2a1777af JL |
2841 | |
2842 | switch (code) | |
2843 | { | |
2a1777af JL |
2844 | case LABEL_REF: |
2845 | case PC: | |
2846 | return 0; | |
2847 | ||
fce7e199 RH |
2848 | case CONST: |
2849 | case CONST_INT: | |
2850 | case CONST_DOUBLE: | |
69ef87e2 | 2851 | case CONST_VECTOR: |
fce7e199 | 2852 | case SYMBOL_REF: |
2a1777af JL |
2853 | case REG: |
2854 | return 1; | |
2855 | ||
2856 | case MEM: | |
2857 | return ! (GET_CODE (XEXP (x, 0)) == SYMBOL_REF | |
2858 | && CONSTANT_POOL_ADDRESS_P (XEXP (x, 0))); | |
2859 | ||
2860 | case IF_THEN_ELSE: | |
fce7e199 RH |
2861 | return (computed_jump_p_1 (XEXP (x, 1)) |
2862 | || computed_jump_p_1 (XEXP (x, 2))); | |
1d300e19 KG |
2863 | |
2864 | default: | |
2865 | break; | |
2a1777af JL |
2866 | } |
2867 | ||
2868 | fmt = GET_RTX_FORMAT (code); | |
2869 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
2870 | { | |
2871 | if (fmt[i] == 'e' | |
fce7e199 | 2872 | && computed_jump_p_1 (XEXP (x, i))) |
2a1777af JL |
2873 | return 1; |
2874 | ||
d4757e6a | 2875 | else if (fmt[i] == 'E') |
2a1777af | 2876 | for (j = 0; j < XVECLEN (x, i); j++) |
fce7e199 | 2877 | if (computed_jump_p_1 (XVECEXP (x, i, j))) |
2a1777af JL |
2878 | return 1; |
2879 | } | |
2880 | ||
2881 | return 0; | |
2882 | } | |
2883 | ||
2884 | /* Return nonzero if INSN is an indirect jump (aka computed jump). | |
2885 | ||
2886 | Tablejumps and casesi insns are not considered indirect jumps; | |
4eb00163 | 2887 | we can recognize them by a (use (label_ref)). */ |
2a1777af JL |
2888 | |
2889 | int | |
0c20a65f | 2890 | computed_jump_p (rtx insn) |
2a1777af JL |
2891 | { |
2892 | int i; | |
2893 | if (GET_CODE (insn) == JUMP_INSN) | |
2894 | { | |
2895 | rtx pat = PATTERN (insn); | |
2a1777af | 2896 | |
f759eb8b AO |
2897 | if (find_reg_note (insn, REG_LABEL, NULL_RTX)) |
2898 | return 0; | |
2899 | else if (GET_CODE (pat) == PARALLEL) | |
2a1777af JL |
2900 | { |
2901 | int len = XVECLEN (pat, 0); | |
2902 | int has_use_labelref = 0; | |
2903 | ||
2904 | for (i = len - 1; i >= 0; i--) | |
2905 | if (GET_CODE (XVECEXP (pat, 0, i)) == USE | |
2906 | && (GET_CODE (XEXP (XVECEXP (pat, 0, i), 0)) | |
2907 | == LABEL_REF)) | |
2908 | has_use_labelref = 1; | |
2909 | ||
2910 | if (! has_use_labelref) | |
2911 | for (i = len - 1; i >= 0; i--) | |
2912 | if (GET_CODE (XVECEXP (pat, 0, i)) == SET | |
2913 | && SET_DEST (XVECEXP (pat, 0, i)) == pc_rtx | |
fce7e199 | 2914 | && computed_jump_p_1 (SET_SRC (XVECEXP (pat, 0, i)))) |
2a1777af JL |
2915 | return 1; |
2916 | } | |
2917 | else if (GET_CODE (pat) == SET | |
2918 | && SET_DEST (pat) == pc_rtx | |
fce7e199 | 2919 | && computed_jump_p_1 (SET_SRC (pat))) |
2a1777af JL |
2920 | return 1; |
2921 | } | |
2922 | return 0; | |
2923 | } | |
ccc2d6d0 MM |
2924 | |
2925 | /* Traverse X via depth-first search, calling F for each | |
2926 | sub-expression (including X itself). F is also passed the DATA. | |
2927 | If F returns -1, do not traverse sub-expressions, but continue | |
2928 | traversing the rest of the tree. If F ever returns any other | |
40f03658 | 2929 | nonzero value, stop the traversal, and return the value returned |
ccc2d6d0 MM |
2930 | by F. Otherwise, return 0. This function does not traverse inside |
2931 | tree structure that contains RTX_EXPRs, or into sub-expressions | |
2932 | whose format code is `0' since it is not known whether or not those | |
2933 | codes are actually RTL. | |
2934 | ||
2935 | This routine is very general, and could (should?) be used to | |
2936 | implement many of the other routines in this file. */ | |
2937 | ||
ae0b51ef | 2938 | int |
0c20a65f | 2939 | for_each_rtx (rtx *x, rtx_function f, void *data) |
ccc2d6d0 MM |
2940 | { |
2941 | int result; | |
2942 | int length; | |
b987f237 | 2943 | const char *format; |
ccc2d6d0 MM |
2944 | int i; |
2945 | ||
2946 | /* Call F on X. */ | |
b987f237 | 2947 | result = (*f) (x, data); |
ccc2d6d0 MM |
2948 | if (result == -1) |
2949 | /* Do not traverse sub-expressions. */ | |
2950 | return 0; | |
2951 | else if (result != 0) | |
2952 | /* Stop the traversal. */ | |
2953 | return result; | |
2954 | ||
2955 | if (*x == NULL_RTX) | |
2956 | /* There are no sub-expressions. */ | |
2957 | return 0; | |
2958 | ||
2959 | length = GET_RTX_LENGTH (GET_CODE (*x)); | |
2960 | format = GET_RTX_FORMAT (GET_CODE (*x)); | |
2961 | ||
a6a2274a | 2962 | for (i = 0; i < length; ++i) |
ccc2d6d0 | 2963 | { |
a6a2274a | 2964 | switch (format[i]) |
ccc2d6d0 MM |
2965 | { |
2966 | case 'e': | |
2967 | result = for_each_rtx (&XEXP (*x, i), f, data); | |
2968 | if (result != 0) | |
2969 | return result; | |
2970 | break; | |
2971 | ||
2972 | case 'V': | |
2973 | case 'E': | |
a6a2274a | 2974 | if (XVEC (*x, i) != 0) |
ccc2d6d0 MM |
2975 | { |
2976 | int j; | |
2977 | for (j = 0; j < XVECLEN (*x, i); ++j) | |
2978 | { | |
2979 | result = for_each_rtx (&XVECEXP (*x, i, j), f, data); | |
2980 | if (result != 0) | |
2981 | return result; | |
2982 | } | |
2983 | } | |
a6a2274a | 2984 | break; |
ccc2d6d0 MM |
2985 | |
2986 | default: | |
2987 | /* Nothing to do. */ | |
2988 | break; | |
2989 | } | |
2990 | ||
2991 | } | |
2992 | ||
2993 | return 0; | |
2994 | } | |
3ec2b590 | 2995 | |
777b1b71 RH |
2996 | /* Searches X for any reference to REGNO, returning the rtx of the |
2997 | reference found if any. Otherwise, returns NULL_RTX. */ | |
2998 | ||
2999 | rtx | |
0c20a65f | 3000 | regno_use_in (unsigned int regno, rtx x) |
777b1b71 | 3001 | { |
b3694847 | 3002 | const char *fmt; |
777b1b71 RH |
3003 | int i, j; |
3004 | rtx tem; | |
3005 | ||
3006 | if (GET_CODE (x) == REG && REGNO (x) == regno) | |
3007 | return x; | |
3008 | ||
3009 | fmt = GET_RTX_FORMAT (GET_CODE (x)); | |
3010 | for (i = GET_RTX_LENGTH (GET_CODE (x)) - 1; i >= 0; i--) | |
3011 | { | |
3012 | if (fmt[i] == 'e') | |
3013 | { | |
3014 | if ((tem = regno_use_in (regno, XEXP (x, i)))) | |
3015 | return tem; | |
3016 | } | |
3017 | else if (fmt[i] == 'E') | |
3018 | for (j = XVECLEN (x, i) - 1; j >= 0; j--) | |
3019 | if ((tem = regno_use_in (regno , XVECEXP (x, i, j)))) | |
3020 | return tem; | |
3021 | } | |
3022 | ||
3023 | return NULL_RTX; | |
3024 | } | |
2dfa9a87 | 3025 | |
e5c56fd9 JH |
3026 | /* Return a value indicating whether OP, an operand of a commutative |
3027 | operation, is preferred as the first or second operand. The higher | |
3028 | the value, the stronger the preference for being the first operand. | |
3029 | We use negative values to indicate a preference for the first operand | |
3030 | and positive values for the second operand. */ | |
3031 | ||
9b3bd424 | 3032 | int |
0c20a65f | 3033 | commutative_operand_precedence (rtx op) |
e5c56fd9 | 3034 | { |
e3d6e740 | 3035 | enum rtx_code code = GET_CODE (op); |
e3d6e740 | 3036 | |
e5c56fd9 | 3037 | /* Constants always come the second operand. Prefer "nice" constants. */ |
e3d6e740 | 3038 | if (code == CONST_INT) |
9ce79a7a | 3039 | return -7; |
e3d6e740 | 3040 | if (code == CONST_DOUBLE) |
9ce79a7a RS |
3041 | return -6; |
3042 | op = avoid_constant_pool_reference (op); | |
ec8e098d PB |
3043 | |
3044 | switch (GET_RTX_CLASS (code)) | |
3045 | { | |
3046 | case RTX_CONST_OBJ: | |
3047 | if (code == CONST_INT) | |
3048 | return -5; | |
3049 | if (code == CONST_DOUBLE) | |
3050 | return -4; | |
3051 | return -3; | |
3052 | ||
3053 | case RTX_EXTRA: | |
3054 | /* SUBREGs of objects should come second. */ | |
3055 | if (code == SUBREG && OBJECT_P (SUBREG_REG (op))) | |
3056 | return -2; | |
3057 | ||
3058 | if (!CONSTANT_P (op)) | |
3059 | return 0; | |
3060 | else | |
3061 | /* As for RTX_CONST_OBJ. */ | |
3062 | return -3; | |
3063 | ||
3064 | case RTX_OBJ: | |
3065 | /* Complex expressions should be the first, so decrease priority | |
3066 | of objects. */ | |
3067 | return -1; | |
3068 | ||
3069 | case RTX_COMM_ARITH: | |
3070 | /* Prefer operands that are themselves commutative to be first. | |
3071 | This helps to make things linear. In particular, | |
3072 | (and (and (reg) (reg)) (not (reg))) is canonical. */ | |
3073 | return 4; | |
3074 | ||
3075 | case RTX_BIN_ARITH: | |
3076 | /* If only one operand is a binary expression, it will be the first | |
3077 | operand. In particular, (plus (minus (reg) (reg)) (neg (reg))) | |
3078 | is canonical, although it will usually be further simplified. */ | |
3079 | return 2; | |
e3d6e740 | 3080 | |
ec8e098d PB |
3081 | case RTX_UNARY: |
3082 | /* Then prefer NEG and NOT. */ | |
3083 | if (code == NEG || code == NOT) | |
3084 | return 1; | |
e5c56fd9 | 3085 | |
ec8e098d PB |
3086 | default: |
3087 | return 0; | |
3088 | } | |
e5c56fd9 JH |
3089 | } |
3090 | ||
f63d1bf7 | 3091 | /* Return 1 iff it is necessary to swap operands of commutative operation |
e5c56fd9 JH |
3092 | in order to canonicalize expression. */ |
3093 | ||
3094 | int | |
0c20a65f | 3095 | swap_commutative_operands_p (rtx x, rtx y) |
e5c56fd9 | 3096 | { |
9b3bd424 RH |
3097 | return (commutative_operand_precedence (x) |
3098 | < commutative_operand_precedence (y)); | |
e5c56fd9 | 3099 | } |
2dfa9a87 MH |
3100 | |
3101 | /* Return 1 if X is an autoincrement side effect and the register is | |
3102 | not the stack pointer. */ | |
3103 | int | |
0c20a65f | 3104 | auto_inc_p (rtx x) |
2dfa9a87 MH |
3105 | { |
3106 | switch (GET_CODE (x)) | |
3107 | { | |
3108 | case PRE_INC: | |
3109 | case POST_INC: | |
3110 | case PRE_DEC: | |
3111 | case POST_DEC: | |
3112 | case PRE_MODIFY: | |
3113 | case POST_MODIFY: | |
3114 | /* There are no REG_INC notes for SP. */ | |
3115 | if (XEXP (x, 0) != stack_pointer_rtx) | |
3116 | return 1; | |
3117 | default: | |
3118 | break; | |
3119 | } | |
3120 | return 0; | |
3121 | } | |
3b10cf4b MM |
3122 | |
3123 | /* Return 1 if the sequence of instructions beginning with FROM and up | |
3124 | to and including TO is safe to move. If NEW_TO is non-NULL, and | |
3125 | the sequence is not already safe to move, but can be easily | |
3126 | extended to a sequence which is safe, then NEW_TO will point to the | |
a6a2274a KH |
3127 | end of the extended sequence. |
3128 | ||
7015a814 | 3129 | For now, this function only checks that the region contains whole |
5bea1ccf | 3130 | exception regions, but it could be extended to check additional |
7015a814 | 3131 | conditions as well. */ |
3b10cf4b MM |
3132 | |
3133 | int | |
0c20a65f | 3134 | insns_safe_to_move_p (rtx from, rtx to, rtx *new_to) |
3b10cf4b MM |
3135 | { |
3136 | int eh_region_count = 0; | |
3137 | int past_to_p = 0; | |
3138 | rtx r = from; | |
3139 | ||
7015a814 MM |
3140 | /* By default, assume the end of the region will be what was |
3141 | suggested. */ | |
3142 | if (new_to) | |
3143 | *new_to = to; | |
3144 | ||
3b10cf4b MM |
3145 | while (r) |
3146 | { | |
3147 | if (GET_CODE (r) == NOTE) | |
3148 | { | |
3149 | switch (NOTE_LINE_NUMBER (r)) | |
3150 | { | |
3151 | case NOTE_INSN_EH_REGION_BEG: | |
3152 | ++eh_region_count; | |
3153 | break; | |
3154 | ||
3155 | case NOTE_INSN_EH_REGION_END: | |
3156 | if (eh_region_count == 0) | |
3157 | /* This sequence of instructions contains the end of | |
3158 | an exception region, but not he beginning. Moving | |
3159 | it will cause chaos. */ | |
3160 | return 0; | |
3161 | ||
3162 | --eh_region_count; | |
3163 | break; | |
3164 | ||
3165 | default: | |
3166 | break; | |
3167 | } | |
3168 | } | |
3169 | else if (past_to_p) | |
3170 | /* If we've passed TO, and we see a non-note instruction, we | |
3171 | can't extend the sequence to a movable sequence. */ | |
3172 | return 0; | |
3173 | ||
3174 | if (r == to) | |
3175 | { | |
3176 | if (!new_to) | |
3177 | /* It's OK to move the sequence if there were matched sets of | |
3178 | exception region notes. */ | |
3179 | return eh_region_count == 0; | |
a6a2274a | 3180 | |
3b10cf4b MM |
3181 | past_to_p = 1; |
3182 | } | |
3183 | ||
3184 | /* It's OK to move the sequence if there were matched sets of | |
3185 | exception region notes. */ | |
3186 | if (past_to_p && eh_region_count == 0) | |
3187 | { | |
3188 | *new_to = r; | |
3189 | return 1; | |
3190 | } | |
3191 | ||
3192 | /* Go to the next instruction. */ | |
3193 | r = NEXT_INSN (r); | |
3194 | } | |
a6a2274a | 3195 | |
3b10cf4b MM |
3196 | return 0; |
3197 | } | |
db7ba742 | 3198 | |
f9da5064 | 3199 | /* Return nonzero if IN contains a piece of rtl that has the address LOC. */ |
db7ba742 | 3200 | int |
0c20a65f | 3201 | loc_mentioned_in_p (rtx *loc, rtx in) |
db7ba742 R |
3202 | { |
3203 | enum rtx_code code = GET_CODE (in); | |
3204 | const char *fmt = GET_RTX_FORMAT (code); | |
3205 | int i, j; | |
3206 | ||
3207 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
3208 | { | |
e1de1560 | 3209 | if (loc == &in->u.fld[i].rtx) |
db7ba742 R |
3210 | return 1; |
3211 | if (fmt[i] == 'e') | |
3212 | { | |
3213 | if (loc_mentioned_in_p (loc, XEXP (in, i))) | |
3214 | return 1; | |
3215 | } | |
3216 | else if (fmt[i] == 'E') | |
3217 | for (j = XVECLEN (in, i) - 1; j >= 0; j--) | |
3218 | if (loc_mentioned_in_p (loc, XVECEXP (in, i, j))) | |
3219 | return 1; | |
3220 | } | |
3221 | return 0; | |
3222 | } | |
ddef6bc7 | 3223 | |
bb51e270 RS |
3224 | /* Helper function for subreg_lsb. Given a subreg's OUTER_MODE, INNER_MODE, |
3225 | and SUBREG_BYTE, return the bit offset where the subreg begins | |
3226 | (counting from the least significant bit of the operand). */ | |
33aceff2 JW |
3227 | |
3228 | unsigned int | |
bb51e270 RS |
3229 | subreg_lsb_1 (enum machine_mode outer_mode, |
3230 | enum machine_mode inner_mode, | |
3231 | unsigned int subreg_byte) | |
33aceff2 | 3232 | { |
33aceff2 JW |
3233 | unsigned int bitpos; |
3234 | unsigned int byte; | |
3235 | unsigned int word; | |
3236 | ||
3237 | /* A paradoxical subreg begins at bit position 0. */ | |
bb51e270 | 3238 | if (GET_MODE_BITSIZE (outer_mode) > GET_MODE_BITSIZE (inner_mode)) |
33aceff2 JW |
3239 | return 0; |
3240 | ||
3241 | if (WORDS_BIG_ENDIAN != BYTES_BIG_ENDIAN) | |
3242 | /* If the subreg crosses a word boundary ensure that | |
3243 | it also begins and ends on a word boundary. */ | |
bb51e270 RS |
3244 | if ((subreg_byte % UNITS_PER_WORD |
3245 | + GET_MODE_SIZE (outer_mode)) > UNITS_PER_WORD | |
3246 | && (subreg_byte % UNITS_PER_WORD | |
3247 | || GET_MODE_SIZE (outer_mode) % UNITS_PER_WORD)) | |
33aceff2 JW |
3248 | abort (); |
3249 | ||
3250 | if (WORDS_BIG_ENDIAN) | |
3251 | word = (GET_MODE_SIZE (inner_mode) | |
bb51e270 | 3252 | - (subreg_byte + GET_MODE_SIZE (outer_mode))) / UNITS_PER_WORD; |
33aceff2 | 3253 | else |
bb51e270 | 3254 | word = subreg_byte / UNITS_PER_WORD; |
33aceff2 JW |
3255 | bitpos = word * BITS_PER_WORD; |
3256 | ||
3257 | if (BYTES_BIG_ENDIAN) | |
3258 | byte = (GET_MODE_SIZE (inner_mode) | |
bb51e270 | 3259 | - (subreg_byte + GET_MODE_SIZE (outer_mode))) % UNITS_PER_WORD; |
33aceff2 | 3260 | else |
bb51e270 | 3261 | byte = subreg_byte % UNITS_PER_WORD; |
33aceff2 JW |
3262 | bitpos += byte * BITS_PER_UNIT; |
3263 | ||
3264 | return bitpos; | |
3265 | } | |
3266 | ||
bb51e270 RS |
3267 | /* Given a subreg X, return the bit offset where the subreg begins |
3268 | (counting from the least significant bit of the reg). */ | |
3269 | ||
3270 | unsigned int | |
3271 | subreg_lsb (rtx x) | |
3272 | { | |
3273 | return subreg_lsb_1 (GET_MODE (x), GET_MODE (SUBREG_REG (x)), | |
3274 | SUBREG_BYTE (x)); | |
3275 | } | |
3276 | ||
ddef6bc7 JJ |
3277 | /* This function returns the regno offset of a subreg expression. |
3278 | xregno - A regno of an inner hard subreg_reg (or what will become one). | |
3279 | xmode - The mode of xregno. | |
3280 | offset - The byte offset. | |
3281 | ymode - The mode of a top level SUBREG (or what may become one). | |
5809eb5f | 3282 | RETURN - The regno offset which would be used. */ |
ddef6bc7 | 3283 | unsigned int |
0c20a65f AJ |
3284 | subreg_regno_offset (unsigned int xregno, enum machine_mode xmode, |
3285 | unsigned int offset, enum machine_mode ymode) | |
ddef6bc7 | 3286 | { |
ddef6bc7 JJ |
3287 | int nregs_xmode, nregs_ymode; |
3288 | int mode_multiple, nregs_multiple; | |
3289 | int y_offset; | |
3290 | ||
ddef6bc7 JJ |
3291 | if (xregno >= FIRST_PSEUDO_REGISTER) |
3292 | abort (); | |
3293 | ||
66fd46b6 JH |
3294 | nregs_xmode = hard_regno_nregs[xregno][xmode]; |
3295 | nregs_ymode = hard_regno_nregs[xregno][ymode]; | |
eab2120d R |
3296 | |
3297 | /* If this is a big endian paradoxical subreg, which uses more actual | |
3298 | hard registers than the original register, we must return a negative | |
3299 | offset so that we find the proper highpart of the register. */ | |
3300 | if (offset == 0 | |
3301 | && nregs_ymode > nregs_xmode | |
3302 | && (GET_MODE_SIZE (ymode) > UNITS_PER_WORD | |
3303 | ? WORDS_BIG_ENDIAN : BYTES_BIG_ENDIAN)) | |
3304 | return nregs_xmode - nregs_ymode; | |
3305 | ||
ddef6bc7 JJ |
3306 | if (offset == 0 || nregs_xmode == nregs_ymode) |
3307 | return 0; | |
a6a2274a | 3308 | |
ddef6bc7 JJ |
3309 | /* size of ymode must not be greater than the size of xmode. */ |
3310 | mode_multiple = GET_MODE_SIZE (xmode) / GET_MODE_SIZE (ymode); | |
3311 | if (mode_multiple == 0) | |
3312 | abort (); | |
3313 | ||
3314 | y_offset = offset / GET_MODE_SIZE (ymode); | |
3315 | nregs_multiple = nregs_xmode / nregs_ymode; | |
5809eb5f | 3316 | return (y_offset / (mode_multiple / nregs_multiple)) * nregs_ymode; |
ddef6bc7 JJ |
3317 | } |
3318 | ||
04c5580f JH |
3319 | /* This function returns true when the offset is representable via |
3320 | subreg_offset in the given regno. | |
3321 | xregno - A regno of an inner hard subreg_reg (or what will become one). | |
3322 | xmode - The mode of xregno. | |
3323 | offset - The byte offset. | |
3324 | ymode - The mode of a top level SUBREG (or what may become one). | |
3325 | RETURN - The regno offset which would be used. */ | |
3326 | bool | |
0c20a65f AJ |
3327 | subreg_offset_representable_p (unsigned int xregno, enum machine_mode xmode, |
3328 | unsigned int offset, enum machine_mode ymode) | |
04c5580f JH |
3329 | { |
3330 | int nregs_xmode, nregs_ymode; | |
3331 | int mode_multiple, nregs_multiple; | |
3332 | int y_offset; | |
3333 | ||
3334 | if (xregno >= FIRST_PSEUDO_REGISTER) | |
3335 | abort (); | |
3336 | ||
66fd46b6 JH |
3337 | nregs_xmode = hard_regno_nregs[xregno][xmode]; |
3338 | nregs_ymode = hard_regno_nregs[xregno][ymode]; | |
04c5580f | 3339 | |
a1105617 | 3340 | /* Paradoxical subregs are always valid. */ |
04c5580f JH |
3341 | if (offset == 0 |
3342 | && nregs_ymode > nregs_xmode | |
3343 | && (GET_MODE_SIZE (ymode) > UNITS_PER_WORD | |
3344 | ? WORDS_BIG_ENDIAN : BYTES_BIG_ENDIAN)) | |
3345 | return true; | |
3346 | ||
3347 | /* Lowpart subregs are always valid. */ | |
3348 | if (offset == subreg_lowpart_offset (ymode, xmode)) | |
3349 | return true; | |
3350 | ||
3351 | #ifdef ENABLE_CHECKING | |
3352 | /* This should always pass, otherwise we don't know how to verify the | |
c63f3a34 RH |
3353 | constraint. These conditions may be relaxed but subreg_offset would |
3354 | need to be redesigned. */ | |
04c5580f JH |
3355 | if (GET_MODE_SIZE (xmode) % GET_MODE_SIZE (ymode) |
3356 | || GET_MODE_SIZE (ymode) % nregs_ymode | |
04c5580f JH |
3357 | || nregs_xmode % nregs_ymode) |
3358 | abort (); | |
3359 | #endif | |
3360 | ||
b20b352b | 3361 | /* The XMODE value can be seen as a vector of NREGS_XMODE |
dcc24678 | 3362 | values. The subreg must represent a lowpart of given field. |
04c5580f | 3363 | Compute what field it is. */ |
0c20a65f AJ |
3364 | offset -= subreg_lowpart_offset (ymode, |
3365 | mode_for_size (GET_MODE_BITSIZE (xmode) | |
3366 | / nregs_xmode, | |
07015444 | 3367 | MODE_INT, 0)); |
04c5580f JH |
3368 | |
3369 | /* size of ymode must not be greater than the size of xmode. */ | |
3370 | mode_multiple = GET_MODE_SIZE (xmode) / GET_MODE_SIZE (ymode); | |
3371 | if (mode_multiple == 0) | |
3372 | abort (); | |
3373 | ||
3374 | y_offset = offset / GET_MODE_SIZE (ymode); | |
3375 | nregs_multiple = nregs_xmode / nregs_ymode; | |
3376 | #ifdef ENABLE_CHECKING | |
3377 | if (offset % GET_MODE_SIZE (ymode) | |
3378 | || mode_multiple % nregs_multiple) | |
3379 | abort (); | |
3380 | #endif | |
3381 | return (!(y_offset % (mode_multiple / nregs_multiple))); | |
3382 | } | |
3383 | ||
dc297297 | 3384 | /* Return the final regno that a subreg expression refers to. */ |
a6a2274a | 3385 | unsigned int |
0c20a65f | 3386 | subreg_regno (rtx x) |
ddef6bc7 JJ |
3387 | { |
3388 | unsigned int ret; | |
3389 | rtx subreg = SUBREG_REG (x); | |
3390 | int regno = REGNO (subreg); | |
3391 | ||
a6a2274a KH |
3392 | ret = regno + subreg_regno_offset (regno, |
3393 | GET_MODE (subreg), | |
ddef6bc7 JJ |
3394 | SUBREG_BYTE (x), |
3395 | GET_MODE (x)); | |
3396 | return ret; | |
3397 | ||
3398 | } | |
833366d6 JH |
3399 | struct parms_set_data |
3400 | { | |
3401 | int nregs; | |
3402 | HARD_REG_SET regs; | |
3403 | }; | |
3404 | ||
3405 | /* Helper function for noticing stores to parameter registers. */ | |
3406 | static void | |
0c20a65f | 3407 | parms_set (rtx x, rtx pat ATTRIBUTE_UNUSED, void *data) |
833366d6 JH |
3408 | { |
3409 | struct parms_set_data *d = data; | |
3410 | if (REG_P (x) && REGNO (x) < FIRST_PSEUDO_REGISTER | |
3411 | && TEST_HARD_REG_BIT (d->regs, REGNO (x))) | |
3412 | { | |
3413 | CLEAR_HARD_REG_BIT (d->regs, REGNO (x)); | |
3414 | d->nregs--; | |
3415 | } | |
3416 | } | |
3417 | ||
a6a2274a | 3418 | /* Look backward for first parameter to be loaded. |
833366d6 JH |
3419 | Do not skip BOUNDARY. */ |
3420 | rtx | |
0c20a65f | 3421 | find_first_parameter_load (rtx call_insn, rtx boundary) |
833366d6 JH |
3422 | { |
3423 | struct parms_set_data parm; | |
3424 | rtx p, before; | |
3425 | ||
3426 | /* Since different machines initialize their parameter registers | |
3427 | in different orders, assume nothing. Collect the set of all | |
3428 | parameter registers. */ | |
3429 | CLEAR_HARD_REG_SET (parm.regs); | |
3430 | parm.nregs = 0; | |
3431 | for (p = CALL_INSN_FUNCTION_USAGE (call_insn); p; p = XEXP (p, 1)) | |
3432 | if (GET_CODE (XEXP (p, 0)) == USE | |
3433 | && GET_CODE (XEXP (XEXP (p, 0), 0)) == REG) | |
3434 | { | |
3435 | if (REGNO (XEXP (XEXP (p, 0), 0)) >= FIRST_PSEUDO_REGISTER) | |
3436 | abort (); | |
3437 | ||
3438 | /* We only care about registers which can hold function | |
3439 | arguments. */ | |
3440 | if (!FUNCTION_ARG_REGNO_P (REGNO (XEXP (XEXP (p, 0), 0)))) | |
3441 | continue; | |
3442 | ||
3443 | SET_HARD_REG_BIT (parm.regs, REGNO (XEXP (XEXP (p, 0), 0))); | |
3444 | parm.nregs++; | |
3445 | } | |
3446 | before = call_insn; | |
3447 | ||
3448 | /* Search backward for the first set of a register in this set. */ | |
3449 | while (parm.nregs && before != boundary) | |
3450 | { | |
3451 | before = PREV_INSN (before); | |
3452 | ||
3453 | /* It is possible that some loads got CSEed from one call to | |
3454 | another. Stop in that case. */ | |
3455 | if (GET_CODE (before) == CALL_INSN) | |
3456 | break; | |
3457 | ||
dbc1a163 | 3458 | /* Our caller needs either ensure that we will find all sets |
833366d6 | 3459 | (in case code has not been optimized yet), or take care |
eaec9b3d | 3460 | for possible labels in a way by setting boundary to preceding |
833366d6 | 3461 | CODE_LABEL. */ |
dbc1a163 RH |
3462 | if (GET_CODE (before) == CODE_LABEL) |
3463 | { | |
3464 | if (before != boundary) | |
3465 | abort (); | |
3466 | break; | |
3467 | } | |
833366d6 | 3468 | |
0d025d43 | 3469 | if (INSN_P (before)) |
a6a2274a | 3470 | note_stores (PATTERN (before), parms_set, &parm); |
833366d6 JH |
3471 | } |
3472 | return before; | |
3473 | } | |
3dec4024 | 3474 | |
14b493d6 | 3475 | /* Return true if we should avoid inserting code between INSN and preceding |
3dec4024 JH |
3476 | call instruction. */ |
3477 | ||
3478 | bool | |
0c20a65f | 3479 | keep_with_call_p (rtx insn) |
3dec4024 JH |
3480 | { |
3481 | rtx set; | |
3482 | ||
3483 | if (INSN_P (insn) && (set = single_set (insn)) != NULL) | |
3484 | { | |
3485 | if (GET_CODE (SET_DEST (set)) == REG | |
5df533b3 | 3486 | && REGNO (SET_DEST (set)) < FIRST_PSEUDO_REGISTER |
3dec4024 JH |
3487 | && fixed_regs[REGNO (SET_DEST (set))] |
3488 | && general_operand (SET_SRC (set), VOIDmode)) | |
3489 | return true; | |
3490 | if (GET_CODE (SET_SRC (set)) == REG | |
3491 | && FUNCTION_VALUE_REGNO_P (REGNO (SET_SRC (set))) | |
3492 | && GET_CODE (SET_DEST (set)) == REG | |
3493 | && REGNO (SET_DEST (set)) >= FIRST_PSEUDO_REGISTER) | |
3494 | return true; | |
bc204393 RH |
3495 | /* There may be a stack pop just after the call and before the store |
3496 | of the return register. Search for the actual store when deciding | |
3497 | if we can break or not. */ | |
3dec4024 JH |
3498 | if (SET_DEST (set) == stack_pointer_rtx) |
3499 | { | |
3500 | rtx i2 = next_nonnote_insn (insn); | |
bc204393 | 3501 | if (i2 && keep_with_call_p (i2)) |
3dec4024 JH |
3502 | return true; |
3503 | } | |
3504 | } | |
3505 | return false; | |
3506 | } | |
71d2c5bd JH |
3507 | |
3508 | /* Return true when store to register X can be hoisted to the place | |
3509 | with LIVE registers (can be NULL). Value VAL contains destination | |
3510 | whose value will be used. */ | |
3511 | ||
3512 | static bool | |
0c20a65f | 3513 | hoist_test_store (rtx x, rtx val, regset live) |
71d2c5bd JH |
3514 | { |
3515 | if (GET_CODE (x) == SCRATCH) | |
3516 | return true; | |
3517 | ||
3518 | if (rtx_equal_p (x, val)) | |
3519 | return true; | |
3520 | ||
e0bb17a8 | 3521 | /* Allow subreg of X in case it is not writing just part of multireg pseudo. |
71d2c5bd JH |
3522 | Then we would need to update all users to care hoisting the store too. |
3523 | Caller may represent that by specifying whole subreg as val. */ | |
3524 | ||
3525 | if (GET_CODE (x) == SUBREG && rtx_equal_p (SUBREG_REG (x), val)) | |
3526 | { | |
3527 | if (GET_MODE_SIZE (GET_MODE (SUBREG_REG (x))) > UNITS_PER_WORD | |
3528 | && GET_MODE_BITSIZE (GET_MODE (x)) < | |
3529 | GET_MODE_BITSIZE (GET_MODE (SUBREG_REG (x)))) | |
3530 | return false; | |
3531 | return true; | |
3532 | } | |
3533 | if (GET_CODE (x) == SUBREG) | |
3534 | x = SUBREG_REG (x); | |
3535 | ||
3536 | /* Anything except register store is not hoistable. This includes the | |
3537 | partial stores to registers. */ | |
3538 | ||
3539 | if (!REG_P (x)) | |
3540 | return false; | |
3541 | ||
e0bb17a8 | 3542 | /* Pseudo registers can be always replaced by another pseudo to avoid |
71d2c5bd JH |
3543 | the side effect, for hard register we must ensure that they are dead. |
3544 | Eventually we may want to add code to try turn pseudos to hards, but it | |
3d042e77 | 3545 | is unlikely useful. */ |
71d2c5bd JH |
3546 | |
3547 | if (REGNO (x) < FIRST_PSEUDO_REGISTER) | |
3548 | { | |
3549 | int regno = REGNO (x); | |
66fd46b6 | 3550 | int n = hard_regno_nregs[regno][GET_MODE (x)]; |
71d2c5bd JH |
3551 | |
3552 | if (!live) | |
3553 | return false; | |
3554 | if (REGNO_REG_SET_P (live, regno)) | |
3555 | return false; | |
3556 | while (--n > 0) | |
3557 | if (REGNO_REG_SET_P (live, regno + n)) | |
3558 | return false; | |
3559 | } | |
3560 | return true; | |
3561 | } | |
3562 | ||
3563 | ||
3564 | /* Return true if INSN can be hoisted to place with LIVE hard registers | |
3565 | (LIVE can be NULL when unknown). VAL is expected to be stored by the insn | |
3566 | and used by the hoisting pass. */ | |
3567 | ||
3568 | bool | |
0c20a65f | 3569 | can_hoist_insn_p (rtx insn, rtx val, regset live) |
71d2c5bd JH |
3570 | { |
3571 | rtx pat = PATTERN (insn); | |
3572 | int i; | |
3573 | ||
3574 | /* It probably does not worth the complexity to handle multiple | |
3575 | set stores. */ | |
3576 | if (!single_set (insn)) | |
3577 | return false; | |
3578 | /* We can move CALL_INSN, but we need to check that all caller clobbered | |
3579 | regs are dead. */ | |
3580 | if (GET_CODE (insn) == CALL_INSN) | |
3581 | return false; | |
3582 | /* In future we will handle hoisting of libcall sequences, but | |
3583 | give up for now. */ | |
3584 | if (find_reg_note (insn, REG_RETVAL, NULL_RTX)) | |
3585 | return false; | |
3586 | switch (GET_CODE (pat)) | |
3587 | { | |
3588 | case SET: | |
3589 | if (!hoist_test_store (SET_DEST (pat), val, live)) | |
3590 | return false; | |
3591 | break; | |
3592 | case USE: | |
3593 | /* USES do have sick semantics, so do not move them. */ | |
3594 | return false; | |
3595 | break; | |
3596 | case CLOBBER: | |
3597 | if (!hoist_test_store (XEXP (pat, 0), val, live)) | |
3598 | return false; | |
3599 | break; | |
3600 | case PARALLEL: | |
3601 | for (i = 0; i < XVECLEN (pat, 0); i++) | |
3602 | { | |
3603 | rtx x = XVECEXP (pat, 0, i); | |
3604 | switch (GET_CODE (x)) | |
3605 | { | |
3606 | case SET: | |
3607 | if (!hoist_test_store (SET_DEST (x), val, live)) | |
3608 | return false; | |
3609 | break; | |
3610 | case USE: | |
3611 | /* We need to fix callers to really ensure availability | |
4d6922ee | 3612 | of all values insn uses, but for now it is safe to prohibit |
14b493d6 | 3613 | hoisting of any insn having such a hidden uses. */ |
71d2c5bd JH |
3614 | return false; |
3615 | break; | |
3616 | case CLOBBER: | |
3617 | if (!hoist_test_store (SET_DEST (x), val, live)) | |
3618 | return false; | |
3619 | break; | |
3620 | default: | |
3621 | break; | |
3622 | } | |
3623 | } | |
3624 | break; | |
3625 | default: | |
3626 | abort (); | |
3627 | } | |
3628 | return true; | |
3629 | } | |
3630 | ||
3631 | /* Update store after hoisting - replace all stores to pseudo registers | |
3632 | by new ones to avoid clobbering of values except for store to VAL that will | |
3633 | be updated to NEW. */ | |
3634 | ||
3635 | static void | |
0c20a65f | 3636 | hoist_update_store (rtx insn, rtx *xp, rtx val, rtx new) |
71d2c5bd JH |
3637 | { |
3638 | rtx x = *xp; | |
3639 | ||
3640 | if (GET_CODE (x) == SCRATCH) | |
3641 | return; | |
3642 | ||
3643 | if (GET_CODE (x) == SUBREG && SUBREG_REG (x) == val) | |
3644 | validate_change (insn, xp, | |
3645 | simplify_gen_subreg (GET_MODE (x), new, GET_MODE (new), | |
3646 | SUBREG_BYTE (x)), 1); | |
3647 | if (rtx_equal_p (x, val)) | |
3648 | { | |
3649 | validate_change (insn, xp, new, 1); | |
3650 | return; | |
3651 | } | |
3652 | if (GET_CODE (x) == SUBREG) | |
3653 | { | |
3654 | xp = &SUBREG_REG (x); | |
3655 | x = *xp; | |
3656 | } | |
3657 | ||
3658 | if (!REG_P (x)) | |
3659 | abort (); | |
3660 | ||
3661 | /* We've verified that hard registers are dead, so we may keep the side | |
3662 | effect. Otherwise replace it by new pseudo. */ | |
3663 | if (REGNO (x) >= FIRST_PSEUDO_REGISTER) | |
3664 | validate_change (insn, xp, gen_reg_rtx (GET_MODE (x)), 1); | |
3665 | REG_NOTES (insn) | |
3666 | = alloc_EXPR_LIST (REG_UNUSED, *xp, REG_NOTES (insn)); | |
3667 | } | |
3668 | ||
3669 | /* Create a copy of INSN after AFTER replacing store of VAL to NEW | |
3670 | and each other side effect to pseudo register by new pseudo register. */ | |
3671 | ||
3672 | rtx | |
0c20a65f | 3673 | hoist_insn_after (rtx insn, rtx after, rtx val, rtx new) |
71d2c5bd JH |
3674 | { |
3675 | rtx pat; | |
3676 | int i; | |
3677 | rtx note; | |
3678 | ||
3679 | insn = emit_copy_of_insn_after (insn, after); | |
3680 | pat = PATTERN (insn); | |
3681 | ||
3682 | /* Remove REG_UNUSED notes as we will re-emit them. */ | |
3683 | while ((note = find_reg_note (insn, REG_UNUSED, NULL_RTX))) | |
3684 | remove_note (insn, note); | |
3685 | ||
3686 | /* To get this working callers must ensure to move everything referenced | |
3687 | by REG_EQUAL/REG_EQUIV notes too. Lets remove them, it is probably | |
3688 | easier. */ | |
3689 | while ((note = find_reg_note (insn, REG_EQUAL, NULL_RTX))) | |
3690 | remove_note (insn, note); | |
3691 | while ((note = find_reg_note (insn, REG_EQUIV, NULL_RTX))) | |
3692 | remove_note (insn, note); | |
3693 | ||
3694 | /* Remove REG_DEAD notes as they might not be valid anymore in case | |
3695 | we create redundancy. */ | |
3696 | while ((note = find_reg_note (insn, REG_DEAD, NULL_RTX))) | |
3697 | remove_note (insn, note); | |
3698 | switch (GET_CODE (pat)) | |
3699 | { | |
3700 | case SET: | |
3701 | hoist_update_store (insn, &SET_DEST (pat), val, new); | |
3702 | break; | |
3703 | case USE: | |
3704 | break; | |
3705 | case CLOBBER: | |
3706 | hoist_update_store (insn, &XEXP (pat, 0), val, new); | |
3707 | break; | |
3708 | case PARALLEL: | |
3709 | for (i = 0; i < XVECLEN (pat, 0); i++) | |
3710 | { | |
3711 | rtx x = XVECEXP (pat, 0, i); | |
3712 | switch (GET_CODE (x)) | |
3713 | { | |
3714 | case SET: | |
3715 | hoist_update_store (insn, &SET_DEST (x), val, new); | |
3716 | break; | |
3717 | case USE: | |
3718 | break; | |
3719 | case CLOBBER: | |
3720 | hoist_update_store (insn, &SET_DEST (x), val, new); | |
3721 | break; | |
3722 | default: | |
3723 | break; | |
3724 | } | |
3725 | } | |
3726 | break; | |
3727 | default: | |
3728 | abort (); | |
3729 | } | |
3730 | if (!apply_change_group ()) | |
3731 | abort (); | |
3732 | ||
3733 | return insn; | |
3734 | } | |
3735 | ||
3736 | rtx | |
0c20a65f | 3737 | hoist_insn_to_edge (rtx insn, edge e, rtx val, rtx new) |
71d2c5bd JH |
3738 | { |
3739 | rtx new_insn; | |
3740 | ||
3741 | /* We cannot insert instructions on an abnormal critical edge. | |
3742 | It will be easier to find the culprit if we die now. */ | |
3743 | if ((e->flags & EDGE_ABNORMAL) && EDGE_CRITICAL_P (e)) | |
3744 | abort (); | |
3745 | ||
3746 | /* Do not use emit_insn_on_edge as we want to preserve notes and similar | |
321440fd | 3747 | stuff. We also emit CALL_INSNS and friends. */ |
71d2c5bd JH |
3748 | if (e->insns == NULL_RTX) |
3749 | { | |
3750 | start_sequence (); | |
2e040219 | 3751 | emit_note (NOTE_INSN_DELETED); |
71d2c5bd JH |
3752 | } |
3753 | else | |
3754 | push_to_sequence (e->insns); | |
3755 | ||
3756 | new_insn = hoist_insn_after (insn, get_last_insn (), val, new); | |
3757 | ||
3758 | e->insns = get_insns (); | |
3759 | end_sequence (); | |
3760 | return new_insn; | |
3761 | } | |
432f982f JH |
3762 | |
3763 | /* Return true if LABEL is a target of JUMP_INSN. This applies only | |
3764 | to non-complex jumps. That is, direct unconditional, conditional, | |
3765 | and tablejumps, but not computed jumps or returns. It also does | |
3766 | not apply to the fallthru case of a conditional jump. */ | |
3767 | ||
3768 | bool | |
3769 | label_is_jump_target_p (rtx label, rtx jump_insn) | |
3770 | { | |
3771 | rtx tmp = JUMP_LABEL (jump_insn); | |
3772 | ||
3773 | if (label == tmp) | |
3774 | return true; | |
3775 | ||
3776 | if (tablejump_p (jump_insn, NULL, &tmp)) | |
3777 | { | |
3778 | rtvec vec = XVEC (PATTERN (tmp), | |
3779 | GET_CODE (PATTERN (tmp)) == ADDR_DIFF_VEC); | |
3780 | int i, veclen = GET_NUM_ELEM (vec); | |
3781 | ||
3782 | for (i = 0; i < veclen; ++i) | |
3783 | if (XEXP (RTVEC_ELT (vec, i), 0) == label) | |
3784 | return true; | |
3785 | } | |
3786 | ||
3787 | return false; | |
3788 | } | |
3789 | ||
f894b69b PB |
3790 | \f |
3791 | /* Return an estimate of the cost of computing rtx X. | |
3792 | One use is in cse, to decide which expression to keep in the hash table. | |
3793 | Another is in rtl generation, to pick the cheapest way to multiply. | |
3794 | Other uses like the latter are expected in the future. */ | |
3795 | ||
3796 | int | |
3797 | rtx_cost (rtx x, enum rtx_code outer_code ATTRIBUTE_UNUSED) | |
3798 | { | |
3799 | int i, j; | |
3800 | enum rtx_code code; | |
3801 | const char *fmt; | |
3802 | int total; | |
3803 | ||
3804 | if (x == 0) | |
3805 | return 0; | |
3806 | ||
3807 | /* Compute the default costs of certain things. | |
3808 | Note that targetm.rtx_costs can override the defaults. */ | |
3809 | ||
3810 | code = GET_CODE (x); | |
3811 | switch (code) | |
3812 | { | |
3813 | case MULT: | |
3814 | total = COSTS_N_INSNS (5); | |
3815 | break; | |
3816 | case DIV: | |
3817 | case UDIV: | |
3818 | case MOD: | |
3819 | case UMOD: | |
3820 | total = COSTS_N_INSNS (7); | |
3821 | break; | |
3822 | case USE: | |
3823 | /* Used in loop.c and combine.c as a marker. */ | |
3824 | total = 0; | |
3825 | break; | |
3826 | default: | |
3827 | total = COSTS_N_INSNS (1); | |
3828 | } | |
3829 | ||
3830 | switch (code) | |
3831 | { | |
3832 | case REG: | |
3833 | return 0; | |
3834 | ||
3835 | case SUBREG: | |
3836 | /* If we can't tie these modes, make this expensive. The larger | |
3837 | the mode, the more expensive it is. */ | |
3838 | if (! MODES_TIEABLE_P (GET_MODE (x), GET_MODE (SUBREG_REG (x)))) | |
3839 | return COSTS_N_INSNS (2 | |
3840 | + GET_MODE_SIZE (GET_MODE (x)) / UNITS_PER_WORD); | |
3841 | break; | |
3842 | ||
3843 | default: | |
3844 | if ((*targetm.rtx_costs) (x, code, outer_code, &total)) | |
3845 | return total; | |
3846 | break; | |
3847 | } | |
3848 | ||
3849 | /* Sum the costs of the sub-rtx's, plus cost of this operation, | |
3850 | which is already in total. */ | |
3851 | ||
3852 | fmt = GET_RTX_FORMAT (code); | |
3853 | for (i = GET_RTX_LENGTH (code) - 1; i >= 0; i--) | |
3854 | if (fmt[i] == 'e') | |
3855 | total += rtx_cost (XEXP (x, i), code); | |
3856 | else if (fmt[i] == 'E') | |
3857 | for (j = 0; j < XVECLEN (x, i); j++) | |
3858 | total += rtx_cost (XVECEXP (x, i, j), code); | |
3859 | ||
3860 | return total; | |
3861 | } | |
3862 | \f | |
3863 | /* Return cost of address expression X. | |
3864 | Expect that X is properly formed address reference. */ | |
3865 | ||
3866 | int | |
3867 | address_cost (rtx x, enum machine_mode mode) | |
3868 | { | |
3869 | /* The address_cost target hook does not deal with ADDRESSOF nodes. But, | |
3870 | during CSE, such nodes are present. Using an ADDRESSOF node which | |
3871 | refers to the address of a REG is a good thing because we can then | |
3872 | turn (MEM (ADDRESSOF (REG))) into just plain REG. */ | |
3873 | ||
3874 | if (GET_CODE (x) == ADDRESSOF && REG_P (XEXP ((x), 0))) | |
3875 | return -1; | |
3876 | ||
3877 | /* We may be asked for cost of various unusual addresses, such as operands | |
3878 | of push instruction. It is not worthwhile to complicate writing | |
3879 | of the target hook by such cases. */ | |
3880 | ||
3881 | if (!memory_address_p (mode, x)) | |
3882 | return 1000; | |
3883 | ||
3884 | return (*targetm.address_cost) (x); | |
3885 | } | |
3886 | ||
3887 | /* If the target doesn't override, compute the cost as with arithmetic. */ | |
3888 | ||
3889 | int | |
3890 | default_address_cost (rtx x) | |
3891 | { | |
3892 | return rtx_cost (x, MEM); | |
3893 | } |