]>
Commit | Line | Data |
---|---|---|
8ae158cd TL |
1 | /* |
2 | * Configuation settings for the Freescale MCF54455 EVB board. | |
3 | * | |
4 | * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. | |
5 | * TsiChung Liew (Tsi-Chung.Liew@freescale.com) | |
6 | * | |
3765b3e7 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
8ae158cd TL |
8 | */ |
9 | ||
10 | /* | |
11 | * board/config.h - configuration options, board specific | |
12 | */ | |
13 | ||
e8ee8f3a TL |
14 | #ifndef _M54455EVB_H |
15 | #define _M54455EVB_H | |
8ae158cd TL |
16 | |
17 | /* | |
18 | * High Level Configuration Options | |
19 | * (easy to change) | |
20 | */ | |
8ae158cd TL |
21 | #define CONFIG_M54455EVB /* M54455EVB board */ |
22 | ||
8ae158cd | 23 | #define CONFIG_MCFUART |
6d0f6bcf | 24 | #define CONFIG_SYS_UART_PORT (0) |
8ae158cd | 25 | |
c74dda8b AD |
26 | #define LDS_BOARD_TEXT board/freescale/m54455evb/sbf_dram_init.o (.text*) |
27 | ||
8ae158cd TL |
28 | #undef CONFIG_WATCHDOG |
29 | ||
30 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ | |
31 | ||
32 | /* | |
33 | * BOOTP options | |
34 | */ | |
35 | #define CONFIG_BOOTP_BOOTFILESIZE | |
36 | #define CONFIG_BOOTP_BOOTPATH | |
37 | #define CONFIG_BOOTP_GATEWAY | |
38 | #define CONFIG_BOOTP_HOSTNAME | |
39 | ||
8ae158cd TL |
40 | /* Network configuration */ |
41 | #define CONFIG_MCFFEC | |
42 | #ifdef CONFIG_MCFFEC | |
8ae158cd | 43 | # define CONFIG_MII 1 |
0f3ba7e9 | 44 | # define CONFIG_MII_INIT 1 |
6d0f6bcf JCPV |
45 | # define CONFIG_SYS_DISCOVER_PHY |
46 | # define CONFIG_SYS_RX_ETH_BUFFER 8 | |
47 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
48 | ||
49 | # define CONFIG_SYS_FEC0_PINMUX 0 | |
50 | # define CONFIG_SYS_FEC1_PINMUX 0 | |
51 | # define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE | |
52 | # define CONFIG_SYS_FEC1_MIIBASE CONFIG_SYS_FEC0_IOBASE | |
8ae158cd TL |
53 | # define MCFFEC_TOUT_LOOP 50000 |
54 | # define CONFIG_HAS_ETH1 | |
55 | ||
8ae158cd TL |
56 | # define CONFIG_ETHPRIME "FEC0" |
57 | # define CONFIG_IPADDR 192.162.1.2 | |
58 | # define CONFIG_NETMASK 255.255.255.0 | |
59 | # define CONFIG_SERVERIP 192.162.1.1 | |
60 | # define CONFIG_GATEWAYIP 192.162.1.1 | |
8ae158cd | 61 | |
6d0f6bcf JCPV |
62 | /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */ |
63 | # ifndef CONFIG_SYS_DISCOVER_PHY | |
8ae158cd TL |
64 | # define FECDUPLEX FULL |
65 | # define FECSPEED _100BASET | |
66 | # else | |
6d0f6bcf JCPV |
67 | # ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN |
68 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
8ae158cd | 69 | # endif |
6d0f6bcf | 70 | # endif /* CONFIG_SYS_DISCOVER_PHY */ |
8ae158cd TL |
71 | #endif |
72 | ||
73 | #define CONFIG_HOSTNAME M54455EVB | |
6d0f6bcf | 74 | #ifdef CONFIG_SYS_STMICRO_BOOT |
9f751551 | 75 | /* ST Micro serial flash */ |
6d0f6bcf | 76 | #define CONFIG_SYS_LOAD_ADDR2 0x40010013 |
8ae158cd TL |
77 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
78 | "netdev=eth0\0" \ | |
5368c55d | 79 | "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0" \ |
9f751551 TL |
80 | "loadaddr=0x40010000\0" \ |
81 | "sbfhdr=sbfhdr.bin\0" \ | |
82 | "uboot=u-boot.bin\0" \ | |
83 | "load=tftp ${loadaddr} ${sbfhdr};" \ | |
5368c55d | 84 | "tftp " __stringify(CONFIG_SYS_LOAD_ADDR2) " ${uboot} \0" \ |
8ae158cd | 85 | "upd=run load; run prog\0" \ |
09933fb0 | 86 | "prog=sf probe 0:1 1000000 3;" \ |
9f751551 TL |
87 | "sf erase 0 30000;" \ |
88 | "sf write ${loadaddr} 0 0x30000;" \ | |
8ae158cd TL |
89 | "save\0" \ |
90 | "" | |
9f751551 TL |
91 | #else |
92 | /* Atmel and Intel */ | |
6d0f6bcf JCPV |
93 | #ifdef CONFIG_SYS_ATMEL_BOOT |
94 | # define CONFIG_SYS_UBOOT_END 0x0403FFFF | |
95 | #elif defined(CONFIG_SYS_INTEL_BOOT) | |
96 | # define CONFIG_SYS_UBOOT_END 0x3FFFF | |
9f751551 TL |
97 | #endif |
98 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
99 | "netdev=eth0\0" \ | |
5368c55d | 100 | "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0" \ |
9f751551 TL |
101 | "loadaddr=0x40010000\0" \ |
102 | "uboot=u-boot.bin\0" \ | |
103 | "load=tftp ${loadaddr} ${uboot}\0" \ | |
104 | "upd=run load; run prog\0" \ | |
5368c55d MV |
105 | "prog=prot off " __stringify(CONFIG_SYS_FLASH_BASE) \ |
106 | " " __stringify(CONFIG_SYS_UBOOT_END) ";" \ | |
107 | "era " __stringify(CONFIG_SYS_FLASH_BASE) " " \ | |
108 | __stringify(CONFIG_SYS_UBOOT_END) ";" \ | |
109 | "cp.b ${loadaddr} " __stringify(CONFIG_SYS_FLASH_BASE) \ | |
9f751551 TL |
110 | " ${filesize}; save\0" \ |
111 | "" | |
112 | #endif | |
8ae158cd TL |
113 | |
114 | /* ATA configuration */ | |
8ae158cd TL |
115 | #define CONFIG_IDE_RESET 1 |
116 | #define CONFIG_IDE_PREINIT 1 | |
117 | #define CONFIG_ATAPI | |
118 | #undef CONFIG_LBA48 | |
119 | ||
6d0f6bcf JCPV |
120 | #define CONFIG_SYS_IDE_MAXBUS 1 |
121 | #define CONFIG_SYS_IDE_MAXDEVICE 2 | |
8ae158cd | 122 | |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_ATA_BASE_ADDR 0x90000000 |
124 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0 | |
8ae158cd | 125 | |
6d0f6bcf JCPV |
126 | #define CONFIG_SYS_ATA_DATA_OFFSET 0xA0 /* Offset for data I/O */ |
127 | #define CONFIG_SYS_ATA_REG_OFFSET 0xA0 /* Offset for normal register accesses */ | |
128 | #define CONFIG_SYS_ATA_ALT_OFFSET 0xC0 /* Offset for alternate registers */ | |
129 | #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ | |
8ae158cd TL |
130 | |
131 | /* Realtime clock */ | |
132 | #define CONFIG_MCFRTC | |
133 | #undef RTC_DEBUG | |
6d0f6bcf | 134 | #define CONFIG_SYS_RTC_OSCILLATOR (32 * CONFIG_SYS_HZ) |
8ae158cd TL |
135 | |
136 | /* Timer */ | |
137 | #define CONFIG_MCFTMR | |
138 | #undef CONFIG_MCFPIT | |
139 | ||
140 | /* I2c */ | |
00f792e0 HS |
141 | #define CONFIG_SYS_I2C |
142 | #define CONFIG_SYS_I2C_FSL | |
143 | #define CONFIG_SYS_FSL_I2C_SPEED 80000 | |
144 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
6af3a0ea | 145 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x58000 |
6d0f6bcf | 146 | #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR |
8ae158cd | 147 | |
bae61eef | 148 | /* DSPI and Serial Flash */ |
ee0a8462 | 149 | #define CONFIG_CF_SPI |
bae61eef | 150 | #define CONFIG_CF_DSPI |
a7323bba | 151 | #define CONFIG_HARD_SPI |
6d0f6bcf | 152 | #define CONFIG_SYS_SBFHDR_SIZE 0x13 |
a7323bba | 153 | #ifdef CONFIG_CMD_SPI |
922cd751 | 154 | |
ee0a8462 TL |
155 | # define CONFIG_SYS_DSPI_CTAR0 (DSPI_CTAR_TRSZ(7) | \ |
156 | DSPI_CTAR_PCSSCK_1CLK | \ | |
157 | DSPI_CTAR_PASC(0) | \ | |
158 | DSPI_CTAR_PDT(0) | \ | |
159 | DSPI_CTAR_CSSCK(0) | \ | |
160 | DSPI_CTAR_ASC(0) | \ | |
161 | DSPI_CTAR_DT(1)) | |
a7323bba | 162 | #endif |
bae61eef | 163 | |
8ae158cd | 164 | /* PCI */ |
e8ee8f3a | 165 | #ifdef CONFIG_CMD_PCI |
f33fca22 | 166 | #define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1 |
2e72ad06 | 167 | |
6d0f6bcf | 168 | #define CONFIG_SYS_PCI_CACHE_LINE_SIZE 4 |
8ae158cd | 169 | |
6d0f6bcf JCPV |
170 | #define CONFIG_SYS_PCI_MEM_BUS 0xA0000000 |
171 | #define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BUS | |
172 | #define CONFIG_SYS_PCI_MEM_SIZE 0x10000000 | |
8ae158cd | 173 | |
6d0f6bcf JCPV |
174 | #define CONFIG_SYS_PCI_IO_BUS 0xB1000000 |
175 | #define CONFIG_SYS_PCI_IO_PHYS CONFIG_SYS_PCI_IO_BUS | |
176 | #define CONFIG_SYS_PCI_IO_SIZE 0x01000000 | |
8ae158cd | 177 | |
6d0f6bcf JCPV |
178 | #define CONFIG_SYS_PCI_CFG_BUS 0xB0000000 |
179 | #define CONFIG_SYS_PCI_CFG_PHYS CONFIG_SYS_PCI_CFG_BUS | |
180 | #define CONFIG_SYS_PCI_CFG_SIZE 0x01000000 | |
e8ee8f3a | 181 | #endif |
8ae158cd TL |
182 | |
183 | /* FPGA - Spartan 2 */ | |
184 | /* experiment | |
b03b25ca | 185 | #define CONFIG_FPGA |
8ae158cd | 186 | #define CONFIG_FPGA_COUNT 1 |
6d0f6bcf JCPV |
187 | #define CONFIG_SYS_FPGA_PROG_FEEDBACK |
188 | #define CONFIG_SYS_FPGA_CHECK_CTRLC | |
8ae158cd TL |
189 | */ |
190 | ||
191 | /* Input, PCI, Flexbus, and VCO */ | |
192 | #define CONFIG_EXTRA_CLOCK | |
193 | ||
9f751551 | 194 | #define CONFIG_PRAM 2048 /* 2048 KB */ |
8ae158cd | 195 | |
6d0f6bcf | 196 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
8ae158cd | 197 | |
6d0f6bcf | 198 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
8ae158cd | 199 | |
6d0f6bcf | 200 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x10000) |
8ae158cd | 201 | |
6d0f6bcf | 202 | #define CONFIG_SYS_MBAR 0xFC000000 |
8ae158cd TL |
203 | |
204 | /* | |
205 | * Low Level Configuration Settings | |
206 | * (address mappings, register initial values, etc.) | |
207 | * You should know what you are doing if you make changes here. | |
208 | */ | |
209 | ||
210 | /*----------------------------------------------------------------------- | |
211 | * Definitions for initial stack pointer and data area (in DPRAM) | |
212 | */ | |
6d0f6bcf | 213 | #define CONFIG_SYS_INIT_RAM_ADDR 0x80000000 |
553f0982 | 214 | #define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* Size of used area in internal SRAM */ |
6d0f6bcf | 215 | #define CONFIG_SYS_INIT_RAM_CTRL 0x221 |
25ddd1fb | 216 | #define CONFIG_SYS_GBL_DATA_OFFSET ((CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) - 32) |
6d0f6bcf | 217 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
553f0982 | 218 | #define CONFIG_SYS_SBFHDR_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - 32) |
8ae158cd TL |
219 | |
220 | /*----------------------------------------------------------------------- | |
221 | * Start addresses for the final memory configuration | |
222 | * (Set up by the startup code) | |
6d0f6bcf | 223 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
8ae158cd | 224 | */ |
6d0f6bcf JCPV |
225 | #define CONFIG_SYS_SDRAM_BASE 0x40000000 |
226 | #define CONFIG_SYS_SDRAM_BASE1 0x48000000 | |
227 | #define CONFIG_SYS_SDRAM_SIZE 256 /* SDRAM size in MB */ | |
228 | #define CONFIG_SYS_SDRAM_CFG1 0x65311610 | |
229 | #define CONFIG_SYS_SDRAM_CFG2 0x59670000 | |
230 | #define CONFIG_SYS_SDRAM_CTRL 0xEA0B2000 | |
231 | #define CONFIG_SYS_SDRAM_EMOD 0x40010000 | |
232 | #define CONFIG_SYS_SDRAM_MODE 0x00010033 | |
233 | #define CONFIG_SYS_SDRAM_DRV_STRENGTH 0xAA | |
234 | ||
235 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE + 0x400 | |
236 | #define CONFIG_SYS_MEMTEST_END ((CONFIG_SYS_SDRAM_SIZE - 3) << 20) | |
8ae158cd | 237 | |
9f751551 | 238 | #ifdef CONFIG_CF_SBF |
09933fb0 | 239 | # define CONFIG_SERIAL_BOOT |
14d0a02a | 240 | # define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_TEXT_BASE + 0x400) |
9f751551 | 241 | #else |
6d0f6bcf | 242 | # define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
9f751551 | 243 | #endif |
6d0f6bcf JCPV |
244 | #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024 |
245 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
09933fb0 JJ |
246 | |
247 | /* Reserve 256 kB for malloc() */ | |
248 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) | |
8ae158cd TL |
249 | |
250 | /* | |
251 | * For booting Linux, the board info and command line data | |
252 | * have to be in the first 8 MB of memory, since this is | |
253 | * the maximum mapped by the Linux kernel during initialization ?? | |
254 | */ | |
255 | /* Initial Memory map for Linux */ | |
6d0f6bcf | 256 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
8ae158cd | 257 | |
9f751551 TL |
258 | /* |
259 | * Configuration for environment | |
09933fb0 JJ |
260 | * Environment is not embedded in u-boot. First time runing may have env |
261 | * crc error warning if there is no correct environment on the flash. | |
8ae158cd | 262 | */ |
9f751551 | 263 | #ifdef CONFIG_CF_SBF |
0e8d1586 | 264 | # define CONFIG_ENV_SPI_CS 1 |
9f751551 TL |
265 | #endif |
266 | #undef CONFIG_ENV_OVERWRITE | |
8ae158cd TL |
267 | |
268 | /*----------------------------------------------------------------------- | |
269 | * FLASH organization | |
270 | */ | |
6d0f6bcf | 271 | #ifdef CONFIG_SYS_STMICRO_BOOT |
ee0a8462 TL |
272 | # define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE |
273 | # define CONFIG_SYS_FLASH0_BASE CONFIG_SYS_CS1_BASE | |
0e8d1586 JCPV |
274 | # define CONFIG_ENV_OFFSET 0x30000 |
275 | # define CONFIG_ENV_SIZE 0x2000 | |
276 | # define CONFIG_ENV_SECT_SIZE 0x10000 | |
9f751551 | 277 | #endif |
6d0f6bcf JCPV |
278 | #ifdef CONFIG_SYS_ATMEL_BOOT |
279 | # define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE | |
280 | # define CONFIG_SYS_FLASH0_BASE CONFIG_SYS_CS0_BASE | |
281 | # define CONFIG_SYS_FLASH1_BASE CONFIG_SYS_CS1_BASE | |
09933fb0 JJ |
282 | # define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x40000) |
283 | # define CONFIG_ENV_SIZE 0x2000 | |
284 | # define CONFIG_ENV_SECT_SIZE 0x10000 | |
9f751551 | 285 | #endif |
6d0f6bcf JCPV |
286 | #ifdef CONFIG_SYS_INTEL_BOOT |
287 | # define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE | |
288 | # define CONFIG_SYS_FLASH0_BASE CONFIG_SYS_CS0_BASE | |
289 | # define CONFIG_SYS_FLASH1_BASE CONFIG_SYS_CS1_BASE | |
290 | # define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x40000) | |
0e8d1586 JCPV |
291 | # define CONFIG_ENV_SIZE 0x2000 |
292 | # define CONFIG_ENV_SECT_SIZE 0x20000 | |
8ae158cd TL |
293 | #endif |
294 | ||
6d0f6bcf JCPV |
295 | #define CONFIG_SYS_FLASH_CFI |
296 | #ifdef CONFIG_SYS_FLASH_CFI | |
8ae158cd | 297 | |
00b1883a | 298 | # define CONFIG_FLASH_CFI_DRIVER 1 |
bbf6bbff | 299 | # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 |
6d0f6bcf JCPV |
300 | # define CONFIG_SYS_FLASH_SIZE 0x1000000 /* Max size that the board might have */ |
301 | # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT | |
302 | # define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */ | |
303 | # define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */ | |
304 | # define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */ | |
305 | # define CONFIG_SYS_FLASH_CHECKSUM | |
306 | # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_CS0_BASE, CONFIG_SYS_CS1_BASE } | |
b2d022d1 | 307 | # define CONFIG_FLASH_CFI_LEGACY |
8ae158cd | 308 | |
b2d022d1 | 309 | #ifdef CONFIG_FLASH_CFI_LEGACY |
6d0f6bcf JCPV |
310 | # define CONFIG_SYS_ATMEL_REGION 4 |
311 | # define CONFIG_SYS_ATMEL_TOTALSECT 11 | |
312 | # define CONFIG_SYS_ATMEL_SECT {1, 2, 1, 7} | |
313 | # define CONFIG_SYS_ATMEL_SECTSZ {0x4000, 0x2000, 0x8000, 0x10000} | |
bae61eef | 314 | #endif |
8ae158cd TL |
315 | #endif |
316 | ||
317 | /* | |
318 | * This is setting for JFFS2 support in u-boot. | |
319 | * NOTE: Enable CONFIG_CMD_JFFS2 for JFFS2 support. | |
320 | */ | |
9f751551 TL |
321 | #ifdef CONFIG_CMD_JFFS2 |
322 | #ifdef CF_STMICRO_BOOT | |
323 | # define CONFIG_JFFS2_DEV "nor1" | |
324 | # define CONFIG_JFFS2_PART_SIZE 0x01000000 | |
6d0f6bcf | 325 | # define CONFIG_JFFS2_PART_OFFSET (CONFIG_SYS_FLASH2_BASE + 0x500000) |
9f751551 | 326 | #endif |
6d0f6bcf | 327 | #ifdef CONFIG_SYS_ATMEL_BOOT |
e8ee8f3a | 328 | # define CONFIG_JFFS2_DEV "nor1" |
8ae158cd | 329 | # define CONFIG_JFFS2_PART_SIZE 0x01000000 |
6d0f6bcf | 330 | # define CONFIG_JFFS2_PART_OFFSET (CONFIG_SYS_FLASH1_BASE + 0x500000) |
9f751551 | 331 | #endif |
6d0f6bcf | 332 | #ifdef CONFIG_SYS_INTEL_BOOT |
8ae158cd TL |
333 | # define CONFIG_JFFS2_DEV "nor0" |
334 | # define CONFIG_JFFS2_PART_SIZE (0x01000000 - 0x500000) | |
6d0f6bcf | 335 | # define CONFIG_JFFS2_PART_OFFSET (CONFIG_SYS_FLASH0_BASE + 0x500000) |
8ae158cd | 336 | #endif |
9f751551 | 337 | #endif |
8ae158cd TL |
338 | |
339 | /*----------------------------------------------------------------------- | |
340 | * Cache Configuration | |
341 | */ | |
6d0f6bcf | 342 | #define CONFIG_SYS_CACHELINE_SIZE 16 |
8ae158cd | 343 | |
dd9f054e | 344 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 345 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 346 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 347 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
348 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_BCINVA + CF_CACR_ICINVA) |
349 | #define CONFIG_SYS_DCACHE_INV (CF_CACR_DCINVA) | |
350 | #define CONFIG_SYS_CACHE_ACR2 (CONFIG_SYS_SDRAM_BASE | \ | |
351 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
352 | CF_ACR_EN | CF_ACR_SM_ALL) | |
353 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_BEC | CF_CACR_IEC | \ | |
354 | CF_CACR_ICINVA | CF_CACR_EUSP) | |
355 | #define CONFIG_SYS_CACHE_DCACR ((CONFIG_SYS_CACHE_ICACR | \ | |
356 | CF_CACR_DEC | CF_CACR_DDCM_P | \ | |
357 | CF_CACR_DCINVA) & ~CF_CACR_ICINVA) | |
358 | ||
8ae158cd TL |
359 | /*----------------------------------------------------------------------- |
360 | * Memory bank definitions | |
361 | */ | |
362 | /* | |
363 | * CS0 - NOR Flash 1, 2, 4, or 8MB | |
364 | * CS1 - CompactFlash and registers | |
365 | * CS2 - CPLD | |
366 | * CS3 - FPGA | |
367 | * CS4 - Available | |
368 | * CS5 - Available | |
369 | */ | |
370 | ||
6d0f6bcf | 371 | #if defined(CONFIG_SYS_ATMEL_BOOT) || defined(CONFIG_SYS_STMICRO_BOOT) |
8ae158cd | 372 | /* Atmel Flash */ |
6d0f6bcf JCPV |
373 | #define CONFIG_SYS_CS0_BASE 0x04000000 |
374 | #define CONFIG_SYS_CS0_MASK 0x00070001 | |
375 | #define CONFIG_SYS_CS0_CTRL 0x00001140 | |
8ae158cd | 376 | /* Intel Flash */ |
6d0f6bcf JCPV |
377 | #define CONFIG_SYS_CS1_BASE 0x00000000 |
378 | #define CONFIG_SYS_CS1_MASK 0x01FF0001 | |
379 | #define CONFIG_SYS_CS1_CTRL 0x00000D60 | |
8ae158cd | 380 | |
6d0f6bcf | 381 | #define CONFIG_SYS_ATMEL_BASE CONFIG_SYS_CS0_BASE |
8ae158cd TL |
382 | #else |
383 | /* Intel Flash */ | |
6d0f6bcf JCPV |
384 | #define CONFIG_SYS_CS0_BASE 0x00000000 |
385 | #define CONFIG_SYS_CS0_MASK 0x01FF0001 | |
386 | #define CONFIG_SYS_CS0_CTRL 0x00000D60 | |
8ae158cd | 387 | /* Atmel Flash */ |
6d0f6bcf JCPV |
388 | #define CONFIG_SYS_CS1_BASE 0x04000000 |
389 | #define CONFIG_SYS_CS1_MASK 0x00070001 | |
390 | #define CONFIG_SYS_CS1_CTRL 0x00001140 | |
8ae158cd | 391 | |
6d0f6bcf | 392 | #define CONFIG_SYS_ATMEL_BASE CONFIG_SYS_CS1_BASE |
8ae158cd TL |
393 | #endif |
394 | ||
395 | /* CPLD */ | |
6d0f6bcf JCPV |
396 | #define CONFIG_SYS_CS2_BASE 0x08000000 |
397 | #define CONFIG_SYS_CS2_MASK 0x00070001 | |
398 | #define CONFIG_SYS_CS2_CTRL 0x003f1140 | |
8ae158cd TL |
399 | |
400 | /* FPGA */ | |
6d0f6bcf JCPV |
401 | #define CONFIG_SYS_CS3_BASE 0x09000000 |
402 | #define CONFIG_SYS_CS3_MASK 0x00070001 | |
403 | #define CONFIG_SYS_CS3_CTRL 0x00000020 | |
8ae158cd | 404 | |
e8ee8f3a | 405 | #endif /* _M54455EVB_H */ |