]>
Commit | Line | Data |
---|---|---|
899620c2 | 1 | /* |
9462732a | 2 | * (C) Copyright 2006-2008 |
899620c2 SR |
3 | * Stefan Roese, DENX Software Engineering, sr@denx.de. |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | #ifndef __CONFIG_H | |
25 | #define __CONFIG_H | |
26 | ||
27 | /*----------------------------------------------------------------------- | |
28 | * High Level Configuration Options | |
29 | *----------------------------------------------------------------------*/ | |
30 | #define CONFIG_ALPR 1 /* Board is ebony */ | |
31 | #define CONFIG_440GX 1 /* Specifc GX support */ | |
efa35cf1 | 32 | #define CONFIG_440 1 /* ... PPC440 family */ |
899620c2 SR |
33 | #define CONFIG_4xx 1 /* ... PPC4xx family */ |
34 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ | |
1c2ce226 | 35 | #define CONFIG_LAST_STAGE_INIT 1 /* call last_stage_init() */ |
1c2ce226 | 36 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */ |
511e4f9e | 37 | #define CONFIG_4xx_DCACHE /* Enable i- and d-cache */ |
899620c2 SR |
38 | |
39 | /*----------------------------------------------------------------------- | |
40 | * Base addresses -- Note these are effective addresses where the | |
41 | * actual resources get mapped (not physical addresses) | |
42 | *----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
43 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */ |
44 | #define CONFIG_SYS_FLASH_BASE 0xffe00000 /* start of FLASH */ | |
45 | #define CONFIG_SYS_MONITOR_BASE 0xfffc0000 /* start of monitor */ | |
46 | #define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */ | |
47 | #define CONFIG_SYS_PCI_MEMSIZE 0x40000000 /* size of mapped pci memory */ | |
48 | #define CONFIG_SYS_PERIPHERAL_BASE 0xe0000000 /* internal peripherals */ | |
49 | #define CONFIG_SYS_ISRAM_BASE 0xc0000000 /* internal SRAM */ | |
50 | #define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */ | |
51 | #define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000 | |
52 | #define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000 | |
53 | #define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000 | |
54 | ||
55 | ||
56 | #define CONFIG_SYS_FPGA_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08300000) | |
57 | #define CONFIG_SYS_NVRAM_BASE_ADDR (CONFIG_SYS_PERIPHERAL_BASE + 0x08000000) | |
899620c2 SR |
58 | |
59 | /*----------------------------------------------------------------------- | |
60 | * Initial RAM & stack pointer (placed in internal SRAM) | |
61 | *----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
62 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
63 | #define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_ISRAM_BASE | |
64 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */ | |
65 | #define CONFIG_SYS_INIT_RAM_END 0x2000 /* End of used area in RAM */ | |
66 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */ | |
899620c2 | 67 | |
6d0f6bcf JCPV |
68 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) |
69 | #define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_GBL_DATA_OFFSET - 0x4) | |
70 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_POST_WORD_ADDR | |
899620c2 | 71 | |
6d0f6bcf JCPV |
72 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
73 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc*/ | |
899620c2 SR |
74 | |
75 | /*----------------------------------------------------------------------- | |
76 | * Serial Port | |
77 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 78 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK |
899620c2 SR |
79 | #define CONFIG_BAUDRATE 115200 |
80 | #define CONFIG_UART1_CONSOLE /* define for uart1 as console */ | |
81 | ||
6d0f6bcf | 82 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
899620c2 SR |
83 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} |
84 | ||
899620c2 SR |
85 | /*----------------------------------------------------------------------- |
86 | * FLASH related | |
87 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 88 | #define CONFIG_SYS_FLASH_CFI 1 /* The flash is CFI compatible */ |
00b1883a | 89 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use common CFI driver */ |
6d0f6bcf JCPV |
90 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
91 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */ | |
92 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ | |
93 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ | |
94 | #define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */ | |
899620c2 | 95 | |
5a1aceb0 | 96 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
899620c2 | 97 | |
0e8d1586 | 98 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */ |
6d0f6bcf | 99 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE) |
0e8d1586 | 100 | #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ |
899620c2 SR |
101 | |
102 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
103 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE) |
104 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
899620c2 SR |
105 | |
106 | /*----------------------------------------------------------------------- | |
107 | * DDR SDRAM | |
108 | *----------------------------------------------------------------------*/ | |
109 | #undef CONFIG_SPD_EEPROM /* Don't use SPD EEPROM for setup */ | |
110 | #define CONFIG_SDRAM_BANK0 1 /* init onboard DDR SDRAM bank 0 */ | |
111 | #undef CONFIG_SDRAM_ECC /* enable ECC support */ | |
6d0f6bcf | 112 | #define CONFIG_SYS_SDRAM_TABLE { \ |
899620c2 SR |
113 | {(256 << 20), 13, 0x000C4001}, /* 256MB mode 3, 13x10(4)*/ \ |
114 | {(64 << 20), 12, 0x00082001}} /* 64MB mode 2, 12x9(4) */ | |
115 | ||
116 | /*----------------------------------------------------------------------- | |
117 | * I2C | |
118 | *----------------------------------------------------------------------*/ | |
119 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
120 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
6d0f6bcf JCPV |
121 | #define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */ |
122 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
123 | #define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */ | |
899620c2 SR |
124 | |
125 | /*----------------------------------------------------------------------- | |
126 | * I2C EEPROM (PCF8594C) | |
127 | *----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
128 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x54 /* EEPROM PCF8594C */ |
129 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ | |
899620c2 | 130 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
131 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
132 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 /* The Philips PCF8594C has */ | |
899620c2 SR |
133 | /* 8 byte page write mode using */ |
134 | /* last 3 bits of the address */ | |
6d0f6bcf | 135 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 40 /* and takes up to 40 msec */ |
899620c2 SR |
136 | |
137 | #define CONFIG_PREBOOT "echo;" \ | |
6304430e | 138 | "echo Type \"run kernelx\" to boot the system;" \ |
899620c2 SR |
139 | "echo" |
140 | ||
141 | #undef CONFIG_BOOTARGS | |
142 | ||
143 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
1c2ce226 | 144 | "netdev=eth3\0" \ |
899620c2 | 145 | "hostname=alpr\0" \ |
9462732a SR |
146 | "fdt_file=alpr/alpr.dtb\0" \ |
147 | "fdt_addr=400000\0" \ | |
899620c2 | 148 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
6304430e | 149 | "nfsroot=${serverip}:${rootpath} ${init}\0" \ |
899620c2 SR |
150 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ |
151 | "addip=setenv bootargs ${bootargs} " \ | |
152 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
153 | ":${hostname}:${netdev}:off panic=1\0" \ | |
1c2ce226 SR |
154 | "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate} " \ |
155 | "mem=193M\0" \ | |
899620c2 SR |
156 | "flash_nfs=run nfsargs addip addtty;" \ |
157 | "bootm ${kernel_addr}\0" \ | |
158 | "flash_self=run ramargs addip addtty;" \ | |
159 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
160 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \ | |
161 | "bootm\0" \ | |
9462732a SR |
162 | "net_nfs_fdt=tftp 200000 ${bootfile};" \ |
163 | "tftp ${fdt_addr} ${fdt_file};" \ | |
164 | "run nfsargs addip addtty;" \ | |
165 | "bootm 200000 - ${fdt_addr}\0" \ | |
1c2ce226 SR |
166 | "rootpath=/opt/projects/alpr/nfs_root\0" \ |
167 | "bootfile=/alpr/uImage\0" \ | |
899620c2 SR |
168 | "kernel_addr=fff00000\0" \ |
169 | "ramdisk_addr=fff10000\0" \ | |
1c2ce226 | 170 | "load=tftp 100000 /alpr/u-boot/u-boot.bin\0" \ |
899620c2 SR |
171 | "update=protect off fffc0000 ffffffff;era fffc0000 ffffffff;" \ |
172 | "cp.b 100000 fffc0000 40000;" \ | |
173 | "setenv filesize;saveenv\0" \ | |
d8ab58b2 | 174 | "upd=run load update\0" \ |
f16c1da9 SR |
175 | "ethprime=ppc_4xx_eth3\0" \ |
176 | "ethact=ppc_4xx_eth3\0" \ | |
177 | "autoload=no\0" \ | |
178 | "ipconfig=dhcp;setenv serverip 11.0.0.152\0" \ | |
f16c1da9 SR |
179 | "load_fpga=fpga load 0 ffe00000 10dd9a\0" \ |
180 | "mtdargs=setenv bootargs root=/dev/mtdblock6 rw " \ | |
181 | "rootfstype=jffs2 init=/sbin/init\0" \ | |
182 | "kernel1_mtd=nand read 200000 0 200000;run mtdargs addip addtty"\ | |
183 | ";bootm 200000\0" \ | |
184 | "kernel2_mtd=nand read 200000 200000 200000;run mtdargs addip " \ | |
185 | "addtty;bootm 200000\0" \ | |
6304430e SR |
186 | "kernel1=setenv actkernel 'kernel1';run load_fpga " \ |
187 | "kernel1_mtd\0" \ | |
188 | "kernel2=setenv actkernel 'kernel2';run load_fpga " \ | |
189 | "kernel2_mtd\0" \ | |
899620c2 | 190 | "" |
f16c1da9 SR |
191 | |
192 | #define CONFIG_BOOTCOMMAND "run kernel2" | |
899620c2 | 193 | |
1c2ce226 | 194 | #define CONFIG_BOOTDELAY 2 /* autoboot after 5 seconds */ |
899620c2 SR |
195 | |
196 | #define CONFIG_BAUDRATE 115200 | |
197 | ||
198 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 199 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
899620c2 | 200 | |
96e21f86 | 201 | #define CONFIG_PPC4xx_EMAC |
899620c2 SR |
202 | #define CONFIG_MII 1 /* MII PHY management */ |
203 | #define CONFIG_NET_MULTI 1 | |
204 | #define CONFIG_PHY_ADDR 0x02 /* dummy setting, no EMAC0 used */ | |
205 | #define CONFIG_PHY1_ADDR 0x03 /* dummy setting, no EMAC1 used */ | |
1c2ce226 SR |
206 | #define CONFIG_PHY2_ADDR 0x01 /* PHY address for EMAC2 */ |
207 | #define CONFIG_PHY3_ADDR 0x02 /* PHY address for EMAC3 */ | |
899620c2 SR |
208 | #define CONFIG_HAS_ETH0 |
209 | #define CONFIG_HAS_ETH1 | |
210 | #define CONFIG_HAS_ETH2 | |
211 | #define CONFIG_HAS_ETH3 | |
212 | #define CONFIG_PHY_RESET 1 /* reset phy upon startup */ | |
ec0c2ec7 | 213 | #define CONFIG_M88E1111_PHY 1 /* needed for PHY specific setup*/ |
899620c2 | 214 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ |
6d0f6bcf | 215 | #define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */ |
5bc528fa SR |
216 | |
217 | #define CONFIG_NETCONSOLE /* include NetConsole support */ | |
899620c2 | 218 | |
0b361c91 | 219 | |
80ff4f99 JL |
220 | /* |
221 | * BOOTP options | |
222 | */ | |
223 | #define CONFIG_BOOTP_BOOTFILESIZE | |
224 | #define CONFIG_BOOTP_BOOTPATH | |
225 | #define CONFIG_BOOTP_GATEWAY | |
226 | #define CONFIG_BOOTP_HOSTNAME | |
227 | ||
228 | ||
0b361c91 JL |
229 | /* |
230 | * Command line configuration. | |
231 | */ | |
232 | #include <config_cmd_default.h> | |
233 | ||
234 | #define CONFIG_CMD_ASKENV | |
235 | #define CONFIG_CMD_DHCP | |
236 | #define CONFIG_CMD_DIAG | |
237 | #define CONFIG_CMD_EEPROM | |
0b361c91 JL |
238 | #define CONFIG_CMD_FPGA |
239 | #define CONFIG_CMD_I2C | |
240 | #define CONFIG_CMD_IRQ | |
241 | #define CONFIG_CMD_MII | |
242 | #define CONFIG_CMD_NAND | |
243 | #define CONFIG_CMD_NET | |
0b361c91 JL |
244 | #define CONFIG_CMD_PCI |
245 | #define CONFIG_CMD_PING | |
8c92af7b | 246 | #undef CONFIG_CMD_NFS |
899620c2 SR |
247 | |
248 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
249 | ||
250 | /* | |
251 | * Miscellaneous configurable options | |
252 | */ | |
6d0f6bcf JCPV |
253 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
254 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
0b361c91 | 255 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 256 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
899620c2 | 257 | #else |
6d0f6bcf | 258 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
899620c2 | 259 | #endif |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
261 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
262 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
899620c2 | 263 | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_ALT_MEMTEST 1 /* Enable more extensive memtest*/ |
265 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ | |
266 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
899620c2 | 267 | |
6d0f6bcf JCPV |
268 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
269 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
899620c2 | 270 | |
6d0f6bcf | 271 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
899620c2 | 272 | |
5bc528fa | 273 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
899620c2 | 274 | #define CONFIG_LOOPW 1 /* enable loopw command */ |
1636d1c8 | 275 | #define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */ |
899620c2 | 276 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ |
1c2ce226 SR |
277 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
278 | ||
6d0f6bcf | 279 | #define CONFIG_SYS_4xx_RESET_TYPE 0x2 /* use chip reset on this board */ |
899620c2 | 280 | |
899620c2 SR |
281 | /*----------------------------------------------------------------------- |
282 | * PCI stuff | |
283 | *----------------------------------------------------------------------- | |
284 | */ | |
285 | /* General PCI */ | |
286 | #define CONFIG_PCI /* include pci support */ | |
287 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
288 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 289 | #define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE */ |
1c2ce226 | 290 | #define CONFIG_PCI_BOOTDELAY 1 /* enable pci bootdelay variable*/ |
899620c2 SR |
291 | |
292 | /* Board-specific PCI */ | |
6d0f6bcf JCPV |
293 | #define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */ |
294 | #define CONFIG_SYS_PCI_MASTER_INIT | |
899620c2 | 295 | |
6d0f6bcf JCPV |
296 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */ |
297 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */ | |
899620c2 SR |
298 | |
299 | /*----------------------------------------------------------------------- | |
300 | * FPGA stuff | |
1c2ce226 | 301 | *-----------------------------------------------------------------------*/ |
0133502e MF |
302 | #define CONFIG_FPGA |
303 | #define CONFIG_FPGA_ALTERA | |
304 | #define CONFIG_FPGA_CYCLON2 | |
6d0f6bcf JCPV |
305 | #define CONFIG_SYS_FPGA_CHECK_CTRLC |
306 | #define CONFIG_SYS_FPGA_PROG_FEEDBACK | |
899620c2 SR |
307 | #define CONFIG_FPGA_COUNT 1 /* Ich habe 2 ... aber in |
308 | Reihe geschaltet -> sollte gehen, | |
309 | aufpassen mit Datasize ist jetzt | |
310 | halt doppelt so gross ... Seite 306 | |
311 | ist das mit den multiple Device in PS | |
312 | Mode erklaert ...*/ | |
313 | ||
899620c2 | 314 | /* FPGA program pin configuration */ |
6d0f6bcf JCPV |
315 | #define CONFIG_SYS_GPIO_CLK 18 /* FPGA clk pin (cpu output) */ |
316 | #define CONFIG_SYS_GPIO_DATA 19 /* FPGA data pin (cpu output) */ | |
317 | #define CONFIG_SYS_GPIO_STATUS 20 /* FPGA status pin (cpu input) */ | |
318 | #define CONFIG_SYS_GPIO_CONFIG 21 /* FPGA CONFIG pin (cpu output) */ | |
319 | #define CONFIG_SYS_GPIO_CON_DON 22 /* FPGA CONFIG_DONE pin (cpu input) */ | |
899620c2 | 320 | |
6d0f6bcf JCPV |
321 | #define CONFIG_SYS_GPIO_SEL_DPR 14 /* cpu output */ |
322 | #define CONFIG_SYS_GPIO_SEL_AVR 15 /* cpu output */ | |
323 | #define CONFIG_SYS_GPIO_PROG_EN 23 /* cpu output */ | |
899620c2 | 324 | |
1c2ce226 SR |
325 | /*----------------------------------------------------------------------- |
326 | * Definitions for GPIO setup | |
327 | *-----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
328 | #define CONFIG_SYS_GPIO_SHUTDOWN (0x80000000 >> 6) |
329 | #define CONFIG_SYS_GPIO_SSD_EMPTY (0x80000000 >> 9) | |
330 | #define CONFIG_SYS_GPIO_EREADY (0x80000000 >> 26) | |
331 | #define CONFIG_SYS_GPIO_REV0 (0x80000000 >> 14) | |
332 | #define CONFIG_SYS_GPIO_REV1 (0x80000000 >> 15) | |
1c2ce226 SR |
333 | |
334 | /*----------------------------------------------------------------------- | |
899620c2 | 335 | * NAND-FLASH stuff |
1c2ce226 | 336 | *-----------------------------------------------------------------------*/ |
6d0f6bcf JCPV |
337 | #define CONFIG_SYS_MAX_NAND_DEVICE 4 |
338 | #define NAND_MAX_CHIPS CONFIG_SYS_MAX_NAND_DEVICE | |
339 | #define CONFIG_SYS_NAND_BASE 0xF0000000 /* NAND FLASH Base Address */ | |
340 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE + 0, CONFIG_SYS_NAND_BASE + 2, \ | |
341 | CONFIG_SYS_NAND_BASE + 4, CONFIG_SYS_NAND_BASE + 6 } | |
342 | #define CONFIG_SYS_NAND_QUIET_TEST 1 /* don't warn upon unknown NAND flash */ | |
899620c2 SR |
343 | |
344 | /*----------------------------------------------------------------------- | |
345 | * External Bus Controller (EBC) Setup | |
346 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 347 | #define CONFIG_SYS_FLASH CONFIG_SYS_FLASH_BASE |
899620c2 SR |
348 | |
349 | /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */ | |
6d0f6bcf JCPV |
350 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
351 | #define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH | 0x3A000) /* BS=2MB,BU=R/W,BW=16bit */ | |
5bc528fa SR |
352 | |
353 | /* Memory Bank 1 (NAND-FLASH) initialization */ | |
6d0f6bcf JCPV |
354 | #define CONFIG_SYS_EBC_PB1AP 0x01840380 /* TWT=3 */ |
355 | #define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_NAND_BASE | 0x18000) /* BS=1MB,BU=R/W,BW=8bit */ | |
899620c2 SR |
356 | |
357 | /* | |
358 | * For booting Linux, the board info and command line data | |
359 | * have to be in the first 8 MB of memory, since this is | |
360 | * the maximum mapped by the Linux kernel during initialization. | |
361 | */ | |
6d0f6bcf | 362 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
899620c2 SR |
363 | |
364 | /* | |
365 | * Internal Definitions | |
366 | * | |
367 | * Boot Flags | |
368 | */ | |
369 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
370 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
371 | ||
0b361c91 | 372 | #if defined(CONFIG_CMD_KGDB) |
899620c2 SR |
373 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
374 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
375 | #endif | |
9462732a SR |
376 | |
377 | /* pass open firmware flat tree */ | |
378 | #define CONFIG_OF_LIBFDT 1 | |
379 | #define CONFIG_OF_BOARD_SETUP 1 | |
380 | ||
899620c2 | 381 | #endif /* __CONFIG_H */ |