]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/at91sam9rlek.h
Merge branch 'next' of git://git.denx.de/u-boot-video
[people/ms/u-boot.git] / include / configs / at91sam9rlek.h
CommitLineData
2118ebb4
SP
1/*
2 * (C) Copyright 2007-2008
c9e798d3 3 * Stelian Pop <stelian@popies.net>
2118ebb4
SP
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9RLEK board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
21d671d0
XH
30#include <asm/hardware.h>
31
32#define CONFIG_SYS_TEXT_BASE 0x21F00000
425de62d 33
2118ebb4 34/* ARM asynchronous clock */
21d671d0
XH
35#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
36#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */
37#define CONFIG_SYS_HZ 1000
38
39#define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */
2118ebb4 40
dc39ae95 41#define CONFIG_ARCH_CPU_INIT
21d671d0
XH
42#define CONFIG_SKIP_LOWLEVEL_INIT
43#define CONFIG_BOARD_EARLY_INIT_F
44#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
2118ebb4 45
21d671d0
XH
46#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
47#define CONFIG_SETUP_MEMORY_TAGS 1
48#define CONFIG_INITRD_TAG 1
2118ebb4 49
21d671d0
XH
50#define CONFIG_DISPLAY_CPUINFO
51
52#define CONFIG_ATMEL_LEGACY
53#define CONFIG_AT91_GPIO 1
54#define CONFIG_AT91_GPIO_PULLUP 1
2118ebb4
SP
55
56/*
57 * Hardware drivers
58 */
21d671d0
XH
59
60/* serial console */
61#define CONFIG_ATMEL_USART
62#define CONFIG_USART_BASE ATMEL_BASE_DBGU
63#define CONFIG_USART_ID ATMEL_ID_SYS
64#define CONFIG_BAUDRATE 115200
2118ebb4 65
761c70b8
SP
66/* LCD */
67#define CONFIG_LCD 1
68#define LCD_BPP LCD_COLOR8
69#define CONFIG_LCD_LOGO 1
70#undef LCD_TEST_PATTERN
71#define CONFIG_LCD_INFO 1
72#define CONFIG_LCD_INFO_BELOW_LOGO 1
21d671d0 73#define CONFIG_SYS_WHITE_ON_BLACK 1
761c70b8
SP
74#define CONFIG_ATMEL_LCD 1
75#define CONFIG_ATMEL_LCD_RGB565 1
21d671d0
XH
76/* Let board_init_f handle the framebuffer allocation */
77#undef CONFIG_FB_ADDR
78#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
79
761c70b8 80
a484b00b
JCPV
81/* LED */
82#define CONFIG_AT91_LED
83#define CONFIG_RED_LED AT91_PIN_PD14 /* this is the power led */
84#define CONFIG_GREEN_LED AT91_PIN_PD15 /* this is the user1 led */
85#define CONFIG_YELLOW_LED AT91_PIN_PD16 /* this is the user2 led */
86
2118ebb4
SP
87#define CONFIG_BOOTDELAY 3
88
2118ebb4
SP
89/*
90 * Command line configuration.
91 */
92#include <config_cmd_default.h>
93#undef CONFIG_CMD_BDI
2118ebb4 94#undef CONFIG_CMD_FPGA
74de7aef 95#undef CONFIG_CMD_IMI
2118ebb4 96#undef CONFIG_CMD_IMLS
74de7aef 97#undef CONFIG_CMD_LOADS
2118ebb4 98#undef CONFIG_CMD_NET
21d671d0 99#undef CONFIG_CMD_NFS
74de7aef 100#undef CONFIG_CMD_SOURCE
2118ebb4
SP
101#undef CONFIG_CMD_USB
102
21d671d0 103#define CONFIG_CMD_NAND 1
2118ebb4
SP
104
105/* SDRAM */
106#define CONFIG_NR_DRAM_BANKS 1
21d671d0
XH
107#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
108#define CONFIG_SYS_SDRAM_SIZE 0x04000000
109
110#define CONFIG_SYS_INIT_SP_ADDR \
111 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
2118ebb4
SP
112
113/* DataFlash */
4758ebdd 114#define CONFIG_ATMEL_DATAFLASH_SPI
21d671d0 115#define CONFIG_HAS_DATAFLASH 1
6d0f6bcf
JCPV
116#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
117#define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
118#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
21d671d0
XH
119#define AT91_SPI_CLK 15000000
120#define DATAFLASH_TCSS (0x1a << 16)
121#define DATAFLASH_TCHS (0x1 << 24)
2118ebb4
SP
122
123/* NOR flash - not present */
6d0f6bcf 124#define CONFIG_SYS_NO_FLASH 1
2118ebb4
SP
125
126/* NAND flash */
74c076d6
JCPV
127#ifdef CONFIG_CMD_NAND
128#define CONFIG_NAND_ATMEL
6d0f6bcf 129#define CONFIG_SYS_MAX_NAND_DEVICE 1
21d671d0 130#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
6d0f6bcf 131#define CONFIG_SYS_NAND_DBW_8 1
74c076d6
JCPV
132/* our ALE is AD21 */
133#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
134/* our CLE is AD22 */
135#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
136#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6
137#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17
2eb99ca8 138
74c076d6 139#endif
2118ebb4
SP
140
141/* Ethernet - not present */
142
143/* USB - not supported */
144
6d0f6bcf 145#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
2118ebb4 146
21d671d0 147#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
6d0f6bcf 148#define CONFIG_SYS_MEMTEST_END 0x23e00000
2118ebb4 149
6d0f6bcf 150#ifdef CONFIG_SYS_USE_DATAFLASH
2118ebb4
SP
151
152/* bootstrap + u-boot + env + linux in dataflash on CS0 */
057c849c 153#define CONFIG_ENV_IS_IN_DATAFLASH 1
6d0f6bcf 154#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
0e8d1586 155#define CONFIG_ENV_OFFSET 0x4200
6d0f6bcf 156#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
0e8d1586 157#define CONFIG_ENV_SIZE 0x4200
e139cb31 158#define CONFIG_BOOTCOMMAND "cp.b 0xC0084000 0x22000000 0x210000; bootm"
2118ebb4
SP
159#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
160 "root=/dev/mtdblock0 " \
918319c7 161 "mtdparts=atmel_nand:-(root) "\
2118ebb4
SP
162 "rw rootfstype=jffs2"
163
6d0f6bcf 164#else /* CONFIG_SYS_USE_NANDFLASH */
2118ebb4
SP
165
166/* bootstrap + u-boot + env + linux in nandflash */
21d671d0 167#define CONFIG_ENV_IS_IN_NAND 1
0e8d1586
JCPV
168#define CONFIG_ENV_OFFSET 0x60000
169#define CONFIG_ENV_OFFSET_REDUND 0x80000
170#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
2118ebb4
SP
171#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
172#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
173 "root=/dev/mtdblock5 " \
918319c7 174 "mtdparts=atmel_nand:128k(bootstrap)ro,256k(uboot)ro,128k(env1)ro,128k(env2)ro,2M(linux),-(root) " \
2118ebb4
SP
175 "rw rootfstype=jffs2"
176
177#endif
178
6d0f6bcf
JCPV
179#define CONFIG_SYS_PROMPT "U-Boot> "
180#define CONFIG_SYS_CBSIZE 256
181#define CONFIG_SYS_MAXARGS 16
182#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
183#define CONFIG_SYS_LONGHELP 1
21d671d0 184#define CONFIG_CMDLINE_EDITING 1
e139cb31 185#define CONFIG_AUTO_COMPLETE
2118ebb4 186
2118ebb4
SP
187/*
188 * Size of malloc() pool
189 */
21d671d0 190#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
2118ebb4
SP
191
192#define CONFIG_STACKSIZE (32*1024) /* regular stack */
193
21d671d0 194#undef CONFIG_USE_IRQ
2118ebb4
SP
195
196#endif