]>
Commit | Line | Data |
---|---|---|
2118ebb4 SP |
1 | /* |
2 | * (C) Copyright 2007-2008 | |
c9e798d3 | 3 | * Stelian Pop <stelian@popies.net> |
2118ebb4 SP |
4 | * Lead Tech Design <www.leadtechdesign.com> |
5 | * | |
6 | * Configuation settings for the AT91SAM9RLEK board. | |
7 | * | |
1a459660 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
2118ebb4 SP |
9 | */ |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
21d671d0 XH |
14 | #include <asm/hardware.h> |
15 | ||
16 | #define CONFIG_SYS_TEXT_BASE 0x21F00000 | |
425de62d | 17 | |
2118ebb4 | 18 | /* ARM asynchronous clock */ |
21d671d0 XH |
19 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ |
20 | #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */ | |
21d671d0 XH |
21 | |
22 | #define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */ | |
2118ebb4 | 23 | |
dc39ae95 | 24 | #define CONFIG_ARCH_CPU_INIT |
21d671d0 XH |
25 | #define CONFIG_SKIP_LOWLEVEL_INIT |
26 | #define CONFIG_BOARD_EARLY_INIT_F | |
2118ebb4 | 27 | |
21d671d0 XH |
28 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
29 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
30 | #define CONFIG_INITRD_TAG 1 | |
2118ebb4 | 31 | |
21d671d0 XH |
32 | #define CONFIG_DISPLAY_CPUINFO |
33 | ||
34 | #define CONFIG_ATMEL_LEGACY | |
35 | #define CONFIG_AT91_GPIO 1 | |
36 | #define CONFIG_AT91_GPIO_PULLUP 1 | |
2118ebb4 SP |
37 | |
38 | /* | |
39 | * Hardware drivers | |
40 | */ | |
21d671d0 XH |
41 | |
42 | /* serial console */ | |
43 | #define CONFIG_ATMEL_USART | |
44 | #define CONFIG_USART_BASE ATMEL_BASE_DBGU | |
45 | #define CONFIG_USART_ID ATMEL_ID_SYS | |
46 | #define CONFIG_BAUDRATE 115200 | |
2118ebb4 | 47 | |
761c70b8 SP |
48 | /* LCD */ |
49 | #define CONFIG_LCD 1 | |
50 | #define LCD_BPP LCD_COLOR8 | |
51 | #define CONFIG_LCD_LOGO 1 | |
52 | #undef LCD_TEST_PATTERN | |
53 | #define CONFIG_LCD_INFO 1 | |
54 | #define CONFIG_LCD_INFO_BELOW_LOGO 1 | |
21d671d0 | 55 | #define CONFIG_SYS_WHITE_ON_BLACK 1 |
761c70b8 SP |
56 | #define CONFIG_ATMEL_LCD 1 |
57 | #define CONFIG_ATMEL_LCD_RGB565 1 | |
21d671d0 XH |
58 | /* Let board_init_f handle the framebuffer allocation */ |
59 | #undef CONFIG_FB_ADDR | |
60 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1 | |
61 | ||
a484b00b JCPV |
62 | /* LED */ |
63 | #define CONFIG_AT91_LED | |
64 | #define CONFIG_RED_LED AT91_PIN_PD14 /* this is the power led */ | |
65 | #define CONFIG_GREEN_LED AT91_PIN_PD15 /* this is the user1 led */ | |
66 | #define CONFIG_YELLOW_LED AT91_PIN_PD16 /* this is the user2 led */ | |
67 | ||
2118ebb4 SP |
68 | #define CONFIG_BOOTDELAY 3 |
69 | ||
2118ebb4 SP |
70 | /* |
71 | * Command line configuration. | |
72 | */ | |
2118ebb4 | 73 | |
21d671d0 | 74 | #define CONFIG_CMD_NAND 1 |
2118ebb4 SP |
75 | |
76 | /* SDRAM */ | |
77 | #define CONFIG_NR_DRAM_BANKS 1 | |
21d671d0 XH |
78 | #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1 |
79 | #define CONFIG_SYS_SDRAM_SIZE 0x04000000 | |
80 | ||
81 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
82 | (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE) | |
2118ebb4 SP |
83 | |
84 | /* DataFlash */ | |
4758ebdd | 85 | #define CONFIG_ATMEL_DATAFLASH_SPI |
21d671d0 | 86 | #define CONFIG_HAS_DATAFLASH 1 |
6d0f6bcf JCPV |
87 | #define CONFIG_SYS_MAX_DATAFLASH_BANKS 1 |
88 | #define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */ | |
21d671d0 XH |
89 | #define AT91_SPI_CLK 15000000 |
90 | #define DATAFLASH_TCSS (0x1a << 16) | |
91 | #define DATAFLASH_TCHS (0x1 << 24) | |
2118ebb4 SP |
92 | |
93 | /* NOR flash - not present */ | |
6d0f6bcf | 94 | #define CONFIG_SYS_NO_FLASH 1 |
2118ebb4 SP |
95 | |
96 | /* NAND flash */ | |
74c076d6 JCPV |
97 | #ifdef CONFIG_CMD_NAND |
98 | #define CONFIG_NAND_ATMEL | |
6d0f6bcf | 99 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
21d671d0 | 100 | #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 |
6d0f6bcf | 101 | #define CONFIG_SYS_NAND_DBW_8 1 |
74c076d6 JCPV |
102 | /* our ALE is AD21 */ |
103 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
104 | /* our CLE is AD22 */ | |
105 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
106 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6 | |
107 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17 | |
2eb99ca8 | 108 | |
74c076d6 | 109 | #endif |
2118ebb4 | 110 | |
111ec4c6 | 111 | /* MMC */ |
111ec4c6 WJ |
112 | |
113 | #ifdef CONFIG_CMD_MMC | |
114 | #define CONFIG_MMC | |
115 | #define CONFIG_GENERIC_MMC | |
116 | #define CONFIG_GENERIC_ATMEL_MCI | |
111ec4c6 WJ |
117 | #define CONFIG_DOS_PARTITION |
118 | #endif | |
119 | ||
2118ebb4 SP |
120 | /* Ethernet - not present */ |
121 | ||
122 | /* USB - not supported */ | |
123 | ||
6d0f6bcf | 124 | #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ |
2118ebb4 | 125 | |
21d671d0 | 126 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE |
6d0f6bcf | 127 | #define CONFIG_SYS_MEMTEST_END 0x23e00000 |
2118ebb4 | 128 | |
6d0f6bcf | 129 | #ifdef CONFIG_SYS_USE_DATAFLASH |
2118ebb4 SP |
130 | |
131 | /* bootstrap + u-boot + env + linux in dataflash on CS0 */ | |
057c849c | 132 | #define CONFIG_ENV_IS_IN_DATAFLASH 1 |
6d0f6bcf | 133 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400) |
0e8d1586 | 134 | #define CONFIG_ENV_OFFSET 0x4200 |
6d0f6bcf | 135 | #define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET) |
0e8d1586 | 136 | #define CONFIG_ENV_SIZE 0x4200 |
e139cb31 | 137 | #define CONFIG_BOOTCOMMAND "cp.b 0xC0084000 0x22000000 0x210000; bootm" |
2118ebb4 SP |
138 | #define CONFIG_BOOTARGS "console=ttyS0,115200 " \ |
139 | "root=/dev/mtdblock0 " \ | |
918319c7 | 140 | "mtdparts=atmel_nand:-(root) "\ |
2118ebb4 SP |
141 | "rw rootfstype=jffs2" |
142 | ||
0b128434 | 143 | #elif CONFIG_SYS_USE_NANDFLASH |
2118ebb4 SP |
144 | |
145 | /* bootstrap + u-boot + env + linux in nandflash */ | |
21d671d0 | 146 | #define CONFIG_ENV_IS_IN_NAND 1 |
65b553b7 WJ |
147 | #define CONFIG_ENV_OFFSET 0xc0000 |
148 | #define CONFIG_ENV_OFFSET_REDUND 0x100000 | |
0e8d1586 | 149 | #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */ |
65b553b7 WJ |
150 | #define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x600000; " \ |
151 | "nand read 0x21000000 0x180000 0x80000; " \ | |
152 | "bootz 0x22000000 - 0x21000000" | |
153 | #define CONFIG_BOOTARGS \ | |
154 | "console=ttyS0,115200 earlyprintk " \ | |
155 | "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \ | |
9aee8d83 | 156 | "256K(env),256k(env_redundent),256k(spare)," \ |
65b553b7 WJ |
157 | "512k(dtb),6M(kernel)ro,-(rootfs) " \ |
158 | "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs" | |
2118ebb4 | 159 | |
0b128434 WJ |
160 | #else /* CONFIG_SYS_USE_MMC */ |
161 | ||
162 | /* bootstrap + u-boot + env + linux in mmc */ | |
163 | #define CONFIG_ENV_IS_IN_FAT | |
164 | #define CONFIG_FAT_WRITE | |
165 | #define FAT_ENV_INTERFACE "mmc" | |
166 | #define FAT_ENV_FILE "uboot.env" | |
167 | #define FAT_ENV_DEVICE_AND_PART "0" | |
168 | #define CONFIG_ENV_SIZE 0x4000 | |
169 | #define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x21000000 at91sam9rlek.dtb; " \ | |
170 | "fatload mmc 0:1 0x22000000 zImage; " \ | |
171 | "bootz 0x22000000 - 0x21000000" | |
172 | #define CONFIG_BOOTARGS "console=ttyS0,115200 " \ | |
173 | "mtdparts=atmel_nand:" \ | |
174 | "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \ | |
175 | "root=/dev/mmcblk0p2 rw rootwait" | |
2118ebb4 SP |
176 | #endif |
177 | ||
6d0f6bcf JCPV |
178 | #define CONFIG_SYS_CBSIZE 256 |
179 | #define CONFIG_SYS_MAXARGS 16 | |
6d0f6bcf | 180 | #define CONFIG_SYS_LONGHELP 1 |
21d671d0 | 181 | #define CONFIG_CMDLINE_EDITING 1 |
e139cb31 | 182 | #define CONFIG_AUTO_COMPLETE |
2118ebb4 | 183 | |
2118ebb4 SP |
184 | /* |
185 | * Size of malloc() pool | |
186 | */ | |
21d671d0 | 187 | #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000) |
2118ebb4 | 188 | |
2118ebb4 | 189 | #endif |