]>
Commit | Line | Data |
---|---|---|
6983fe21 SR |
1 | /* |
2 | * (C) Copyright 2008 | |
3 | * Stefan Roese, DENX Software Engineering, sr@denx.de. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
6983fe21 SR |
6 | */ |
7 | ||
8 | /************************************************************************ | |
9 | * canyonlands.h - configuration for Canyonlands (460EX) | |
10 | ***********************************************************************/ | |
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
6566041c SG |
14 | #include <linux/kconfig.h> |
15 | ||
6983fe21 SR |
16 | /*----------------------------------------------------------------------- |
17 | * High Level Configuration Options | |
18 | *----------------------------------------------------------------------*/ | |
f09f09d3 AG |
19 | /* |
20 | * This config file is used for Canyonlands (460EX) Glacier (460GT) | |
21 | * and Arches dual (460GT) | |
22 | */ | |
23 | #ifdef CONFIG_CANYONLANDS | |
0bca284b | 24 | #define CONFIG_460EX /* Specific PPC460EX */ |
f09f09d3 AG |
25 | #define CONFIG_HOSTNAME canyonlands |
26 | #else | |
0bca284b | 27 | #define CONFIG_460GT /* Specific PPC460GT */ |
f09f09d3 | 28 | #ifdef CONFIG_GLACIER |
490f2040 | 29 | #define CONFIG_HOSTNAME glacier |
4c9e8557 | 30 | #else |
f09f09d3 AG |
31 | #define CONFIG_HOSTNAME arches |
32 | #define CONFIG_USE_NETDEV eth1 | |
33 | #define CONFIG_BD_NUM_CPUS 2 | |
4c9e8557 | 34 | #endif |
f09f09d3 AG |
35 | #endif |
36 | ||
0bca284b | 37 | #define CONFIG_440 |
6983fe21 | 38 | |
2ae18241 WD |
39 | #ifndef CONFIG_SYS_TEXT_BASE |
40 | #define CONFIG_SYS_TEXT_BASE 0xFFF80000 | |
41 | #endif | |
42 | ||
490f2040 SR |
43 | /* |
44 | * Include common defines/options for all AMCC eval boards | |
45 | */ | |
46 | #include "amcc-common.h" | |
47 | ||
6983fe21 SR |
48 | #define CONFIG_SYS_CLK_FREQ 66666667 /* external freq to pll */ |
49 | ||
0bca284b SG |
50 | #define CONFIG_BOARD_EARLY_INIT_F /* Call board_early_init_f */ |
51 | #define CONFIG_BOARD_EARLY_INIT_R /* Call board_early_init_r */ | |
52 | #define CONFIG_MISC_INIT_R /* Call misc_init_r */ | |
53 | #define CONFIG_BOARD_TYPES /* support board types */ | |
6983fe21 SR |
54 | |
55 | /*----------------------------------------------------------------------- | |
56 | * Base addresses -- Note these are effective addresses where the | |
57 | * actual resources get mapped (not physical addresses) | |
58 | *----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
59 | #define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped PCI memory */ |
60 | #define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */ | |
61 | #define CONFIG_SYS_PCI_TARGBASE CONFIG_SYS_PCI_MEMBASE | |
6983fe21 | 62 | |
6d0f6bcf JCPV |
63 | #define CONFIG_SYS_PCIE_MEMBASE 0xb0000000 /* mapped PCIe memory */ |
64 | #define CONFIG_SYS_PCIE_MEMSIZE 0x08000000 /* smallest incr for PCIe port */ | |
65 | #define CONFIG_SYS_PCIE_BASE 0xc4000000 /* PCIe UTL regs */ | |
6983fe21 | 66 | |
6d0f6bcf JCPV |
67 | #define CONFIG_SYS_PCIE0_CFGBASE 0xc0000000 |
68 | #define CONFIG_SYS_PCIE1_CFGBASE 0xc1000000 | |
69 | #define CONFIG_SYS_PCIE0_XCFGBASE 0xc3000000 | |
70 | #define CONFIG_SYS_PCIE1_XCFGBASE 0xc3001000 | |
6983fe21 | 71 | |
17a68444 RS |
72 | /* |
73 | * BCSR bits as defined in the Canyonlands board user manual. | |
74 | */ | |
75 | #define BCSR_USBCTRL_OTG_RST 0x32 | |
76 | #define BCSR_USBCTRL_HOST_RST 0x01 | |
77 | #define BCSR_SELECT_PCIE 0x10 | |
78 | ||
6d0f6bcf | 79 | #define CONFIG_SYS_PCIE0_UTLBASE 0xc08010000ULL /* 36bit physical addr */ |
6983fe21 SR |
80 | |
81 | /* base address of inbound PCIe window */ | |
6d0f6bcf | 82 | #define CONFIG_SYS_PCIE_INBOUND_BASE 0x000000000ULL /* 36bit physical addr */ |
6983fe21 SR |
83 | |
84 | /* EBC stuff */ | |
f09f09d3 | 85 | #if !defined(CONFIG_ARCHES) |
6d0f6bcf | 86 | #define CONFIG_SYS_BCSR_BASE 0xE1000000 |
f09f09d3 AG |
87 | #define CONFIG_SYS_FLASH_BASE 0xFC000000 /* later mapped to this addr */ |
88 | #define CONFIG_SYS_FLASH_SIZE (64 << 20) | |
89 | #else | |
90 | #define CONFIG_SYS_FPGA_BASE 0xE1000000 | |
91 | #define CONFIG_SYS_CPLD_ADDR (CONFIG_SYS_FPGA_BASE + 0x00080000) | |
92 | #define CONFIG_SYS_CPLD_DATA (CONFIG_SYS_FPGA_BASE + 0x00080002) | |
93 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* later mapped to this addr */ | |
94 | #define CONFIG_SYS_FLASH_SIZE (32 << 20) | |
95 | #endif | |
96 | ||
97 | #define CONFIG_SYS_NAND_ADDR 0xE0000000 | |
98 | #define CONFIG_SYS_BOOT_BASE_ADDR 0xFF000000 /* EBC Boot Space: 0xFF000000 */ | |
6d0f6bcf JCPV |
99 | #define CONFIG_SYS_FLASH_BASE_PHYS_H 0x4 |
100 | #define CONFIG_SYS_FLASH_BASE_PHYS_L 0xCC000000 | |
f09f09d3 AG |
101 | #define CONFIG_SYS_FLASH_BASE_PHYS (((u64)CONFIG_SYS_FLASH_BASE_PHYS_H << 32) | \ |
102 | (u64)CONFIG_SYS_FLASH_BASE_PHYS_L) | |
6983fe21 | 103 | |
ddf45cc7 | 104 | #define CONFIG_SYS_OCM_BASE 0xE3000000 /* OCM: 64k */ |
6d0f6bcf | 105 | #define CONFIG_SYS_SRAM_BASE 0xE8000000 /* SRAM: 256k */ |
bf560807 | 106 | #define CONFIG_SYS_SRAM_SIZE (256 << 10) |
6d0f6bcf | 107 | #define CONFIG_SYS_LOCAL_CONF_REGS 0xEF000000 |
6983fe21 | 108 | |
6d0f6bcf | 109 | #define CONFIG_SYS_AHB_BASE 0xE2000000 /* internal AHB peripherals */ |
41712b4e | 110 | |
6983fe21 SR |
111 | /*----------------------------------------------------------------------- |
112 | * Initial RAM & stack pointer (placed in OCM) | |
113 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 114 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_BASE /* OCM */ |
553f0982 | 115 | #define CONFIG_SYS_INIT_RAM_SIZE (4 << 10) |
25ddd1fb | 116 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 117 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
6983fe21 SR |
118 | |
119 | /*----------------------------------------------------------------------- | |
120 | * Serial Port | |
121 | *----------------------------------------------------------------------*/ | |
550650dd | 122 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
6983fe21 | 123 | |
6983fe21 SR |
124 | /*----------------------------------------------------------------------- |
125 | * Environment | |
126 | *----------------------------------------------------------------------*/ | |
127 | /* | |
128 | * Define here the location of the environment variables (FLASH). | |
129 | */ | |
5a1aceb0 | 130 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
26d37f00 | 131 | #define CONFIG_SYS_NOR_CS 0 /* NOR chip connected to CSx */ |
6d0f6bcf | 132 | #define CONFIG_SYS_NAND_CS 3 /* NAND chip connected to CSx */ |
6983fe21 SR |
133 | |
134 | /*----------------------------------------------------------------------- | |
135 | * FLASH related | |
136 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 137 | #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */ |
00b1883a | 138 | #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */ |
0bca284b | 139 | #define CONFIG_SYS_FLASH_CFI_AMD_RESET /* Use AMD (Spansion) reset cmd */ |
6983fe21 | 140 | |
6d0f6bcf JCPV |
141 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE} |
142 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
143 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */ | |
6983fe21 | 144 | |
6d0f6bcf JCPV |
145 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
146 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
6983fe21 | 147 | |
6d0f6bcf JCPV |
148 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
149 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ | |
6983fe21 | 150 | |
5a1aceb0 | 151 | #ifdef CONFIG_ENV_IS_IN_FLASH |
0e8d1586 | 152 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */ |
6d0f6bcf | 153 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) |
0e8d1586 | 154 | #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */ |
6983fe21 SR |
155 | |
156 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
157 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE) |
158 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
5a1aceb0 | 159 | #endif /* CONFIG_ENV_IS_IN_FLASH */ |
6983fe21 SR |
160 | |
161 | /*----------------------------------------------------------------------- | |
162 | * NAND-FLASH related | |
163 | *----------------------------------------------------------------------*/ | |
6d0f6bcf | 164 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
6d0f6bcf JCPV |
165 | #define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_ADDR + CONFIG_SYS_NAND_CS) |
166 | #define CONFIG_SYS_NAND_SELECT_DEVICE 1 /* nand driver supports mutipl. chips */ | |
6983fe21 SR |
167 | |
168 | /*------------------------------------------------------------------------------ | |
169 | * DDR SDRAM | |
170 | *----------------------------------------------------------------------------*/ | |
f09f09d3 | 171 | #if !defined(CONFIG_ARCHES) |
71665ebf SR |
172 | /* |
173 | * NAND booting U-Boot version uses a fixed initialization, since the whole | |
174 | * I2C SPD DIMM autodetection/calibration doesn't fit into the 4k of boot | |
175 | * code. | |
176 | */ | |
0bca284b | 177 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for setup */ |
6983fe21 | 178 | #define SPD_EEPROM_ADDRESS {0x50, 0x51} /* SPD i2c spd addresses*/ |
0bca284b | 179 | #define CONFIG_DDR_ECC /* with ECC support */ |
6983fe21 | 180 | #define CONFIG_DDR_RQDC_FIXED 0x80000038 /* fixed value for RQDC */ |
f09f09d3 AG |
181 | |
182 | #else /* defined(CONFIG_ARCHES) */ | |
183 | ||
184 | #define CONFIG_AUTOCALIB "silent\0" /* default is non-verbose */ | |
185 | ||
186 | #define CONFIG_PPC4xx_DDR_AUTOCALIBRATION /* IBM DDR autocalibration */ | |
187 | #define DEBUG_PPC4xx_DDR_AUTOCALIBRATION /* dynamic DDR autocal debug */ | |
188 | #undef CONFIG_PPC4xx_DDR_METHOD_A | |
189 | ||
190 | /* DDR1/2 SDRAM Device Control Register Data Values */ | |
191 | /* Memory Queue */ | |
192 | #define CONFIG_SYS_SDRAM_R0BAS 0x0000f000 | |
193 | #define CONFIG_SYS_SDRAM_R1BAS 0x00000000 | |
194 | #define CONFIG_SYS_SDRAM_R2BAS 0x00000000 | |
195 | #define CONFIG_SYS_SDRAM_R3BAS 0x00000000 | |
196 | #define CONFIG_SYS_SDRAM_PLBADDULL 0x00000000 | |
197 | #define CONFIG_SYS_SDRAM_PLBADDUHB 0x00000008 | |
198 | #define CONFIG_SYS_SDRAM_CONF1LL 0x00001080 | |
199 | #define CONFIG_SYS_SDRAM_CONF1HB 0x00001080 | |
200 | #define CONFIG_SYS_SDRAM_CONFPATHB 0x10a68000 | |
201 | ||
202 | /* SDRAM Controller */ | |
203 | #define CONFIG_SYS_SDRAM0_MB0CF 0x00000701 | |
204 | #define CONFIG_SYS_SDRAM0_MB1CF 0x00000000 | |
205 | #define CONFIG_SYS_SDRAM0_MB2CF 0x00000000 | |
206 | #define CONFIG_SYS_SDRAM0_MB3CF 0x00000000 | |
207 | #define CONFIG_SYS_SDRAM0_MCOPT1 0x05322000 | |
208 | #define CONFIG_SYS_SDRAM0_MCOPT2 0x00000000 | |
209 | #define CONFIG_SYS_SDRAM0_MODT0 0x01000000 | |
210 | #define CONFIG_SYS_SDRAM0_MODT1 0x00000000 | |
211 | #define CONFIG_SYS_SDRAM0_MODT2 0x00000000 | |
212 | #define CONFIG_SYS_SDRAM0_MODT3 0x00000000 | |
213 | #define CONFIG_SYS_SDRAM0_CODT 0x00800021 | |
214 | #define CONFIG_SYS_SDRAM0_RTR 0x06180000 | |
215 | #define CONFIG_SYS_SDRAM0_INITPLR0 0xb5380000 | |
216 | #define CONFIG_SYS_SDRAM0_INITPLR1 0x82100400 | |
217 | #define CONFIG_SYS_SDRAM0_INITPLR2 0x80820000 | |
218 | #define CONFIG_SYS_SDRAM0_INITPLR3 0x80830000 | |
219 | #define CONFIG_SYS_SDRAM0_INITPLR4 0x80810040 | |
220 | #define CONFIG_SYS_SDRAM0_INITPLR5 0x80800532 | |
221 | #define CONFIG_SYS_SDRAM0_INITPLR6 0x82100400 | |
222 | #define CONFIG_SYS_SDRAM0_INITPLR7 0x8a080000 | |
223 | #define CONFIG_SYS_SDRAM0_INITPLR8 0x8a080000 | |
224 | #define CONFIG_SYS_SDRAM0_INITPLR9 0x8a080000 | |
225 | #define CONFIG_SYS_SDRAM0_INITPLR10 0x8a080000 | |
226 | #define CONFIG_SYS_SDRAM0_INITPLR11 0x80000432 | |
227 | #define CONFIG_SYS_SDRAM0_INITPLR12 0x808103c0 | |
228 | #define CONFIG_SYS_SDRAM0_INITPLR13 0x80810040 | |
229 | #define CONFIG_SYS_SDRAM0_INITPLR14 0x00000000 | |
230 | #define CONFIG_SYS_SDRAM0_INITPLR15 0x00000000 | |
231 | #define CONFIG_SYS_SDRAM0_RQDC 0x80000038 | |
232 | #define CONFIG_SYS_SDRAM0_RFDC 0x00000257 | |
233 | #define CONFIG_SYS_SDRAM0_RDCC 0x40000000 | |
234 | #define CONFIG_SYS_SDRAM0_DLCR 0x03000091 | |
235 | #define CONFIG_SYS_SDRAM0_CLKTR 0x40000000 | |
236 | #define CONFIG_SYS_SDRAM0_WRDTR 0x82000823 | |
237 | #define CONFIG_SYS_SDRAM0_SDTR1 0x80201000 | |
238 | #define CONFIG_SYS_SDRAM0_SDTR2 0x42204243 | |
239 | #define CONFIG_SYS_SDRAM0_SDTR3 0x090c0d1a | |
240 | #define CONFIG_SYS_SDRAM0_MMODE 0x00000432 | |
241 | #define CONFIG_SYS_SDRAM0_MEMODE 0x00000004 | |
242 | #endif /* !defined(CONFIG_ARCHES) */ | |
f09f09d3 | 243 | |
6d0f6bcf | 244 | #define CONFIG_SYS_MBYTES_SDRAM 512 /* 512MB */ |
6983fe21 SR |
245 | |
246 | /*----------------------------------------------------------------------- | |
247 | * I2C | |
248 | *----------------------------------------------------------------------*/ | |
880540de | 249 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000 |
6983fe21 | 250 | |
6d0f6bcf JCPV |
251 | #define CONFIG_SYS_I2C_EEPROM_ADDR (0xa8>>1) |
252 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
253 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 | |
254 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
6983fe21 | 255 | |
87c0b729 | 256 | /* I2C bootstrap EEPROM */ |
514bab66 SR |
257 | #if defined(CONFIG_ARCHES) |
258 | #define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x54 | |
259 | #else | |
87c0b729 | 260 | #define CONFIG_4xx_CONFIG_I2C_EEPROM_ADDR 0x52 |
514bab66 | 261 | #endif |
87c0b729 SR |
262 | #define CONFIG_4xx_CONFIG_I2C_EEPROM_OFFSET 0 |
263 | #define CONFIG_4xx_CONFIG_BLOCKSIZE 16 | |
264 | ||
6983fe21 | 265 | /* I2C SYSMON (LM75, AD7414 is almost compatible) */ |
0bca284b SG |
266 | #define CONFIG_DTT_LM75 /* ON Semi's LM75 */ |
267 | #define CONFIG_DTT_AD7414 /* use AD7414 */ | |
6983fe21 | 268 | #define CONFIG_DTT_SENSORS {0} /* Sensor addresses */ |
6d0f6bcf JCPV |
269 | #define CONFIG_SYS_DTT_MAX_TEMP 70 |
270 | #define CONFIG_SYS_DTT_LOW_TEMP -30 | |
271 | #define CONFIG_SYS_DTT_HYSTERESIS 3 | |
6983fe21 | 272 | |
f09f09d3 AG |
273 | #if defined(CONFIG_ARCHES) |
274 | #define CONFIG_SYS_I2C_DTT_ADDR 0x4a /* AD7414 I2C address */ | |
275 | #endif | |
276 | ||
277 | #if !defined(CONFIG_ARCHES) | |
6983fe21 | 278 | /* RTC configuration */ |
0bca284b | 279 | #define CONFIG_RTC_M41T62 |
6d0f6bcf | 280 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 |
f09f09d3 | 281 | #endif |
6983fe21 SR |
282 | |
283 | /*----------------------------------------------------------------------- | |
284 | * Ethernet | |
285 | *----------------------------------------------------------------------*/ | |
0bca284b | 286 | #define CONFIG_IBM_EMAC4_V4 |
f09f09d3 | 287 | |
4c9e8557 SR |
288 | #define CONFIG_HAS_ETH0 |
289 | #define CONFIG_HAS_ETH1 | |
f09f09d3 AG |
290 | |
291 | #if !defined(CONFIG_ARCHES) | |
292 | #define CONFIG_PHY_ADDR 0 /* PHY address, See schematics */ | |
293 | #define CONFIG_PHY1_ADDR 1 | |
4c9e8557 SR |
294 | /* Only Glacier (460GT) has 4 EMAC interfaces */ |
295 | #ifdef CONFIG_460GT | |
296 | #define CONFIG_PHY2_ADDR 2 | |
297 | #define CONFIG_PHY3_ADDR 3 | |
298 | #define CONFIG_HAS_ETH2 | |
299 | #define CONFIG_HAS_ETH3 | |
300 | #endif | |
6983fe21 | 301 | |
f09f09d3 AG |
302 | #else /* defined(CONFIG_ARCHES) */ |
303 | ||
304 | #define CONFIG_FIXED_PHY 0xFFFFFFFF | |
305 | #define CONFIG_PHY_ADDR CONFIG_FIXED_PHY | |
306 | #define CONFIG_PHY1_ADDR 0 | |
307 | #define CONFIG_PHY2_ADDR 1 | |
308 | #define CONFIG_HAS_ETH2 | |
309 | ||
310 | #define CONFIG_SYS_FIXED_PHY_PORT(devnum, speed, duplex) \ | |
311 | {devnum, speed, duplex} | |
312 | #define CONFIG_SYS_FIXED_PHY_PORTS \ | |
313 | CONFIG_SYS_FIXED_PHY_PORT(0, 1000, FULL) | |
314 | ||
315 | #define CONFIG_M88E1112_PHY | |
316 | ||
317 | /* | |
318 | * For the GPCS_PHYx_ADDR PHY address, choose some PHY address not | |
319 | * used by CONFIG_PHYx_ADDR | |
320 | */ | |
321 | #define CONFIG_GPCS_PHY_ADDR 0xA | |
322 | #define CONFIG_GPCS_PHY1_ADDR 0xB | |
323 | #define CONFIG_GPCS_PHY2_ADDR 0xC | |
324 | #endif /* !defined(CONFIG_ARCHES) */ | |
325 | ||
0bca284b SG |
326 | #define CONFIG_PHY_RESET /* reset phy upon startup */ |
327 | #define CONFIG_PHY_GIGE /* Include GbE speed/duplex detection */ | |
328 | #define CONFIG_PHY_DYNAMIC_ANEG | |
6983fe21 | 329 | |
41712b4e SR |
330 | /*----------------------------------------------------------------------- |
331 | * USB-OHCI | |
332 | *----------------------------------------------------------------------*/ | |
4c9e8557 SR |
333 | /* Only Canyonlands (460EX) has USB */ |
334 | #ifdef CONFIG_460EX | |
41712b4e | 335 | #define CONFIG_USB_OHCI_NEW |
6d0f6bcf JCPV |
336 | #undef CONFIG_SYS_OHCI_BE_CONTROLLER /* 460EX has little endian descriptors */ |
337 | #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS /* 460EX has little endian register */ | |
338 | #define CONFIG_SYS_OHCI_USE_NPS /* force NoPowerSwitching mode */ | |
339 | #define CONFIG_SYS_USB_OHCI_REGS_BASE (CONFIG_SYS_AHB_BASE | 0xd0000) | |
340 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ppc440" | |
341 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15 | |
17a68444 | 342 | #define CONFIG_SYS_USB_OHCI_BOARD_INIT |
4c9e8557 | 343 | #endif |
41712b4e | 344 | |
490f2040 SR |
345 | /* |
346 | * Default environment variables | |
347 | */ | |
f09f09d3 AG |
348 | #if !defined(CONFIG_ARCHES) |
349 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
490f2040 SR |
350 | CONFIG_AMCC_DEF_ENV \ |
351 | CONFIG_AMCC_DEF_ENV_POWERPC \ | |
352 | CONFIG_AMCC_DEF_ENV_NOR_UPD \ | |
6983fe21 | 353 | "kernel_addr=fc000000\0" \ |
5d40d443 | 354 | "fdt_addr=fc1e0000\0" \ |
6983fe21 | 355 | "ramdisk_addr=fc200000\0" \ |
6983fe21 SR |
356 | "pciconfighost=1\0" \ |
357 | "pcie_mode=RP:RP\0" \ | |
358 | "" | |
f09f09d3 AG |
359 | #else /* defined(CONFIG_ARCHES) */ |
360 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
361 | CONFIG_AMCC_DEF_ENV \ | |
362 | CONFIG_AMCC_DEF_ENV_POWERPC \ | |
363 | CONFIG_AMCC_DEF_ENV_NOR_UPD \ | |
364 | "kernel_addr=fe000000\0" \ | |
365 | "fdt_addr=fe1e0000\0" \ | |
366 | "ramdisk_addr=fe200000\0" \ | |
367 | "pciconfighost=1\0" \ | |
368 | "pcie_mode=RP:RP\0" \ | |
369 | "ethprime=ppc_4xx_eth1\0" \ | |
370 | "" | |
371 | #endif /* !defined(CONFIG_ARCHES) */ | |
6983fe21 SR |
372 | |
373 | /* | |
490f2040 | 374 | * Commands additional to the ones defined in amcc-common.h |
6983fe21 | 375 | */ |
87c0b729 | 376 | #define CONFIG_CMD_CHIP_CONFIG |
f09f09d3 AG |
377 | #if defined(CONFIG_ARCHES) |
378 | #define CONFIG_CMD_DTT | |
379 | #define CONFIG_CMD_PCI | |
380 | #define CONFIG_CMD_SDRAM | |
381 | #elif defined(CONFIG_CANYONLANDS) | |
6983fe21 | 382 | #define CONFIG_CMD_DATE |
6983fe21 | 383 | #define CONFIG_CMD_DTT |
6983fe21 | 384 | #define CONFIG_CMD_NAND |
6983fe21 | 385 | #define CONFIG_CMD_PCI |
e405afab | 386 | #define CONFIG_CMD_SATA |
6983fe21 | 387 | #define CONFIG_CMD_SDRAM |
f09f09d3 AG |
388 | #elif defined(CONFIG_GLACIER) |
389 | #define CONFIG_CMD_DATE | |
390 | #define CONFIG_CMD_DTT | |
391 | #define CONFIG_CMD_NAND | |
392 | #define CONFIG_CMD_PCI | |
393 | #define CONFIG_CMD_SDRAM | |
f09f09d3 AG |
394 | #else |
395 | #error "board type not defined" | |
4c9e8557 | 396 | #endif |
41712b4e SR |
397 | |
398 | /* Partitions */ | |
399 | #define CONFIG_MAC_PARTITION | |
400 | #define CONFIG_DOS_PARTITION | |
401 | #define CONFIG_ISO_PARTITION | |
6983fe21 | 402 | |
6983fe21 SR |
403 | /*----------------------------------------------------------------------- |
404 | * PCI stuff | |
405 | *----------------------------------------------------------------------*/ | |
406 | /* General PCI */ | |
842033e6 | 407 | #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
6983fe21 SR |
408 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
409 | #define CONFIG_PCI_CONFIG_HOST_BRIDGE | |
410 | ||
411 | /* Board-specific PCI */ | |
6d0f6bcf JCPV |
412 | #define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */ |
413 | #undef CONFIG_SYS_PCI_MASTER_INIT | |
6983fe21 | 414 | |
6d0f6bcf JCPV |
415 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014 /* IBM */ |
416 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */ | |
6983fe21 | 417 | |
f09f09d3 AG |
418 | #ifdef CONFIG_460GT |
419 | #if defined(CONFIG_ARCHES) | |
420 | /*----------------------------------------------------------------------- | |
421 | * RapidIO I/O and Registers | |
422 | *----------------------------------------------------------------------*/ | |
423 | #define CONFIG_RAPIDIO | |
424 | #define CONFIG_SYS_460GT_SRIO_ERRATA_1 | |
425 | ||
426 | #define SRGPL0_REG_BAR 0x0000000DAA000000ull /* 16MB */ | |
427 | #define SRGPL0_CFG_BAR 0x0000000DAB000000ull /* 16MB */ | |
428 | #define SRGPL0_MNT_BAR 0x0000000DAC000000ull /* 16MB */ | |
429 | #define SRGPL0_MSG_BAR 0x0000000DAD000000ull /* 16MB */ | |
430 | #define SRGPL0_OUT_BAR 0x0000000DB0000000ull /* 256MB */ | |
431 | ||
432 | #define CONFIG_SYS_SRGPL0_REG_BAR 0xAA000000 /* 16MB */ | |
433 | #define CONFIG_SYS_SRGPL0_CFG_BAR 0xAB000000 /* 16MB */ | |
434 | #define CONFIG_SYS_SRGPL0_MNT_BAR 0xAC000000 /* 16MB */ | |
435 | #define CONFIG_SYS_SRGPL0_MSG_BAR 0xAD000000 /* 16MB */ | |
436 | ||
437 | #define CONFIG_SYS_I2ODMA_BASE 0xCF000000 | |
438 | #define CONFIG_SYS_I2ODMA_PHYS_ADDR 0x0000000400100000ull | |
439 | ||
440 | #define CONFIG_PPC4XX_RAPIDIO_PROMISCUOUS_MODE | |
441 | #undef CONFIG_PPC4XX_RAPIDIO_DEBUG | |
442 | #undef CONFIG_PPC4XX_RAPIDIO_IN_BAR_USE_OCM | |
443 | #define CONFIG_PPC4XX_RAPIDIO_USE_HB_PLB | |
444 | #undef CONFIG_PPC4XX_RAPIDIO_LOOPBACK | |
445 | #endif /* CONFIG_ARCHES */ | |
446 | #endif /* CONFIG_460GT */ | |
447 | ||
e405afab KI |
448 | /* |
449 | * SATA driver setup | |
450 | */ | |
451 | #ifdef CONFIG_CMD_SATA | |
452 | #define CONFIG_SATA_DWC | |
453 | #define CONFIG_LIBATA | |
454 | #define SATA_BASE_ADDR 0xe20d1000 /* PPC460EX SATA Base Address */ | |
455 | #define SATA_DMA_REG_ADDR 0xe20d0800 /* PPC460EX SATA Base Address */ | |
456 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 /* SATA MAX DEVICE */ | |
457 | /* Convert sectorsize to wordsize */ | |
458 | #define ATA_SECTOR_WORDS (ATA_SECT_SIZE/2) | |
459 | #endif | |
460 | ||
6983fe21 SR |
461 | /*----------------------------------------------------------------------- |
462 | * External Bus Controller (EBC) Setup | |
463 | *----------------------------------------------------------------------*/ | |
464 | ||
465 | /* | |
466 | * Canyonlands has 64MBytes of NOR FLASH (Spansion 29GL512), but the | |
467 | * boot EBC mapping only supports a maximum of 16MBytes | |
468 | * (4.ff00.0000 - 4.ffff.ffff). | |
469 | * To solve this problem, the FLASH has to get remapped to another | |
470 | * EBC address which accepts bigger regions: | |
471 | * | |
472 | * 0xfc00.0000 -> 4.cc00.0000 | |
f09f09d3 AG |
473 | * |
474 | * Arches has 32MBytes of NOR FLASH (Spansion 29GL256), it will be | |
475 | * remapped to: | |
476 | * | |
477 | * 0xfe00.0000 -> 4.ce00.0000 | |
6983fe21 SR |
478 | */ |
479 | ||
480 | /* Memory Bank 0 (NOR-FLASH) initialization */ | |
6d0f6bcf JCPV |
481 | #define CONFIG_SYS_EBC_PB0AP 0x10055e00 |
482 | #define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_BOOT_BASE_ADDR | 0x9a000) | |
6983fe21 | 483 | |
f09f09d3 | 484 | #if !defined(CONFIG_ARCHES) |
6983fe21 | 485 | /* Memory Bank 3 (NAND-FLASH) initialization */ |
6d0f6bcf JCPV |
486 | #define CONFIG_SYS_EBC_PB3AP 0x018003c0 |
487 | #define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_NAND_ADDR | 0x1E000) /* BAS=NAND,BS=1MB,BU=R/W,BW=32bit*/ | |
71665ebf SR |
488 | #endif |
489 | ||
f09f09d3 | 490 | #if !defined(CONFIG_ARCHES) |
71665ebf | 491 | /* Memory Bank 2 (CPLD) initialization */ |
6d0f6bcf JCPV |
492 | #define CONFIG_SYS_EBC_PB2AP 0x00804240 |
493 | #define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_BCSR_BASE | 0x18000) /* BAS=CPLD,BS=1M,BU=RW,BW=32bit */ | |
6983fe21 | 494 | |
f09f09d3 AG |
495 | #else /* defined(CONFIG_ARCHES) */ |
496 | ||
497 | /* Memory Bank 1 (FPGA) initialization */ | |
498 | #define CONFIG_SYS_EBC_PB1AP 0x7f8ffe80 | |
499 | #define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_FPGA_BASE | 0x3a000) /* BAS=FPGA,BS=2MB,BU=R/W,BW=16bit*/ | |
500 | #endif /* !defined(CONFIG_ARCHES) */ | |
501 | ||
916ed944 | 502 | #define CONFIG_SYS_EBC_CFG 0xbfc00000 |
6983fe21 | 503 | |
3befd856 SR |
504 | /* |
505 | * Arches doesn't use PerCS3 but GPIO43, so let's configure the GPIO | |
506 | * pin multiplexing correctly | |
507 | */ | |
508 | #if defined(CONFIG_ARCHES) | |
509 | #define GPIO43_USE GPIO_SEL /* On Arches this pin is used as GPIO */ | |
510 | #else | |
511 | #define GPIO43_USE GPIO_ALT1 /* On Glacier this pin is used as ALT1 -> PerCS3 */ | |
512 | #endif | |
513 | ||
6983fe21 SR |
514 | /* |
515 | * PPC4xx GPIO Configuration | |
516 | */ | |
4c9e8557 SR |
517 | #ifdef CONFIG_460EX |
518 | /* 460EX: Use USB configuration */ | |
6d0f6bcf | 519 | #define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \ |
6983fe21 SR |
520 | { \ |
521 | /* GPIO Core 0 */ \ | |
41712b4e SR |
522 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO0 GMC1TxD(0) USB2HostD(0) */ \ |
523 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO1 GMC1TxD(1) USB2HostD(1) */ \ | |
524 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO2 GMC1TxD(2) USB2HostD(2) */ \ | |
525 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO3 GMC1TxD(3) USB2HostD(3) */ \ | |
526 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO4 GMC1TxD(4) USB2HostD(4) */ \ | |
527 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO5 GMC1TxD(5) USB2HostD(5) */ \ | |
528 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO6 GMC1TxD(6) USB2HostD(6) */ \ | |
529 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO7 GMC1TxD(7) USB2HostD(7) */ \ | |
530 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 GMC1RxD(0) USB2OTGD(0) */ \ | |
531 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 GMC1RxD(1) USB2OTGD(1) */ \ | |
532 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 GMC1RxD(2) USB2OTGD(2) */ \ | |
533 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO11 GMC1RxD(3) USB2OTGD(3) */ \ | |
534 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO12 GMC1RxD(4) USB2OTGD(4) */ \ | |
535 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO13 GMC1RxD(5) USB2OTGD(5) */ \ | |
536 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO14 GMC1RxD(6) USB2OTGD(6) */ \ | |
537 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO15 GMC1RxD(7) USB2OTGD(7) */ \ | |
538 | {GPIO0_BASE, GPIO_IN , GPIO_SEL, GPIO_OUT_0}, /* GPIO16 GMC1TxER USB2HostStop */ \ | |
539 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO17 GMC1CD USB2HostNext */ \ | |
540 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO18 GMC1RxER USB2HostDir */ \ | |
541 | {GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, /* GPIO19 GMC1TxEN USB2OTGStop */ \ | |
542 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO20 GMC1CRS USB2OTGNext */ \ | |
543 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO21 GMC1RxDV USB2OTGDir */ \ | |
6983fe21 SR |
544 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO22 NFRDY */ \ |
545 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO23 NFREN */ \ | |
546 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO24 NFWEN */ \ | |
547 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO25 NFCLE */ \ | |
548 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO26 NFALE */ \ | |
549 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO27 IRQ(0) */ \ | |
550 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO28 IRQ(1) */ \ | |
551 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO29 IRQ(2) */ \ | |
552 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO30 PerPar0 DMAReq2 IRQ(7)*/ \ | |
553 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO31 PerPar1 DMAAck2 IRQ(8)*/ \ | |
554 | }, \ | |
555 | { \ | |
556 | /* GPIO Core 1 */ \ | |
557 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO32 PerPar2 EOT2/TC2 IRQ(9)*/ \ | |
558 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO33 PerPar3 DMAReq3 IRQ(4)*/ \ | |
559 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_1}, /* GPIO34 UART0_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \ | |
560 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \ | |
561 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO36 UART0_8PIN_CTS_N DMAAck3 UART3_SIN*/ \ | |
562 | {GPIO1_BASE, GPIO_BI , GPIO_ALT2, GPIO_OUT_0}, /* GPIO37 UART0_RTS_N EOT3/TC3 UART3_SOUT*/ \ | |
563 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO38 UART0_DTR_N UART1_SOUT */ \ | |
564 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO39 UART0_RI_N UART1_SIN */ \ | |
565 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO40 IRQ(3) */ \ | |
566 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO41 CS(1) */ \ | |
567 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO42 CS(2) */ \ | |
568 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO43 CS(3) DMAReq1 IRQ(10)*/ \ | |
569 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO44 CS(4) DMAAck1 IRQ(11)*/ \ | |
570 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO45 CS(5) EOT/TC1 IRQ(12)*/ \ | |
571 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO46 PerAddr(5) DMAReq0 IRQ(13)*/ \ | |
572 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO47 PerAddr(6) DMAAck0 IRQ(14)*/ \ | |
573 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO48 PerAddr(7) EOT/TC0 IRQ(15)*/ \ | |
574 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO49 Unselect via TraceSelect Bit */ \ | |
575 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \ | |
576 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \ | |
577 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \ | |
578 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO53 Unselect via TraceSelect Bit */ \ | |
579 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO54 Unselect via TraceSelect Bit */ \ | |
580 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO55 Unselect via TraceSelect Bit */ \ | |
581 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO56 Unselect via TraceSelect Bit */ \ | |
582 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO57 Unselect via TraceSelect Bit */ \ | |
583 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO58 Unselect via TraceSelect Bit */ \ | |
584 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO59 Unselect via TraceSelect Bit */ \ | |
585 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO60 Unselect via TraceSelect Bit */ \ | |
586 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO61 Unselect via TraceSelect Bit */ \ | |
587 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO62 Unselect via TraceSelect Bit */ \ | |
588 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO63 Unselect via TraceSelect Bit */ \ | |
589 | } \ | |
590 | } | |
4c9e8557 SR |
591 | #else |
592 | /* 460GT: Use EMAC2+3 configuration */ | |
6d0f6bcf | 593 | #define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \ |
4c9e8557 SR |
594 | { \ |
595 | /* GPIO Core 0 */ \ | |
596 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO0 GMC1TxD(0) USB2HostD(0) */ \ | |
597 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO1 GMC1TxD(1) USB2HostD(1) */ \ | |
598 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO2 GMC1TxD(2) USB2HostD(2) */ \ | |
599 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO3 GMC1TxD(3) USB2HostD(3) */ \ | |
600 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO4 GMC1TxD(4) USB2HostD(4) */ \ | |
601 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO5 GMC1TxD(5) USB2HostD(5) */ \ | |
602 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO6 GMC1TxD(6) USB2HostD(6) */ \ | |
603 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO7 GMC1TxD(7) USB2HostD(7) */ \ | |
604 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 GMC1RxD(0) USB2OTGD(0) */ \ | |
605 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 GMC1RxD(1) USB2OTGD(1) */ \ | |
606 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 GMC1RxD(2) USB2OTGD(2) */ \ | |
607 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO11 GMC1RxD(3) USB2OTGD(3) */ \ | |
608 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO12 GMC1RxD(4) USB2OTGD(4) */ \ | |
609 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO13 GMC1RxD(5) USB2OTGD(5) */ \ | |
610 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO14 GMC1RxD(6) USB2OTGD(6) */ \ | |
611 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO15 GMC1RxD(7) USB2OTGD(7) */ \ | |
612 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO16 GMC1TxER USB2HostStop */ \ | |
613 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO17 GMC1CD USB2HostNext */ \ | |
614 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO18 GMC1RxER USB2HostDir */ \ | |
615 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO19 GMC1TxEN USB2OTGStop */ \ | |
616 | {GPIO0_BASE, GPIO_BI , GPIO_ALT1, GPIO_OUT_0}, /* GPIO20 GMC1CRS USB2OTGNext */ \ | |
617 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO21 GMC1RxDV USB2OTGDir */ \ | |
618 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO22 NFRDY */ \ | |
619 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO23 NFREN */ \ | |
620 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO24 NFWEN */ \ | |
621 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO25 NFCLE */ \ | |
622 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO26 NFALE */ \ | |
623 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO27 IRQ(0) */ \ | |
624 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO28 IRQ(1) */ \ | |
625 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO29 IRQ(2) */ \ | |
626 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO30 PerPar0 DMAReq2 IRQ(7)*/ \ | |
627 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO31 PerPar1 DMAAck2 IRQ(8)*/ \ | |
628 | }, \ | |
629 | { \ | |
630 | /* GPIO Core 1 */ \ | |
631 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO32 PerPar2 EOT2/TC2 IRQ(9)*/ \ | |
632 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO33 PerPar3 DMAReq3 IRQ(4)*/ \ | |
633 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_1}, /* GPIO34 UART0_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \ | |
634 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \ | |
635 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO36 UART0_8PIN_CTS_N DMAAck3 UART3_SIN*/ \ | |
636 | {GPIO1_BASE, GPIO_BI , GPIO_ALT2, GPIO_OUT_0}, /* GPIO37 UART0_RTS_N EOT3/TC3 UART3_SOUT*/ \ | |
637 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_1}, /* GPIO38 UART0_DTR_N UART1_SOUT */ \ | |
638 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO39 UART0_RI_N UART1_SIN */ \ | |
639 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO40 IRQ(3) */ \ | |
640 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO41 CS(1) */ \ | |
641 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO42 CS(2) */ \ | |
3befd856 | 642 | {GPIO1_BASE, GPIO_OUT, GPIO43_USE, GPIO_OUT_0},/* GPIO43 CS(3) DMAReq1 IRQ(10)*/ \ |
4c9e8557 SR |
643 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO44 CS(4) DMAAck1 IRQ(11)*/ \ |
644 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO45 CS(5) EOT/TC1 IRQ(12)*/ \ | |
645 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO46 PerAddr(5) DMAReq0 IRQ(13)*/ \ | |
646 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO47 PerAddr(6) DMAAck0 IRQ(14)*/ \ | |
647 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO48 PerAddr(7) EOT/TC0 IRQ(15)*/ \ | |
648 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO49 Unselect via TraceSelect Bit */ \ | |
649 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \ | |
650 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \ | |
651 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \ | |
652 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO53 Unselect via TraceSelect Bit */ \ | |
653 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO54 Unselect via TraceSelect Bit */ \ | |
654 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO55 Unselect via TraceSelect Bit */ \ | |
655 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO56 Unselect via TraceSelect Bit */ \ | |
656 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO57 Unselect via TraceSelect Bit */ \ | |
657 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO58 Unselect via TraceSelect Bit */ \ | |
658 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO59 Unselect via TraceSelect Bit */ \ | |
659 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO60 Unselect via TraceSelect Bit */ \ | |
660 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO61 Unselect via TraceSelect Bit */ \ | |
661 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO62 Unselect via TraceSelect Bit */ \ | |
662 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO63 Unselect via TraceSelect Bit */ \ | |
663 | } \ | |
664 | } | |
665 | #endif | |
6983fe21 | 666 | |
6983fe21 | 667 | #endif /* __CONFIG_H */ |