]>
Commit | Line | Data |
---|---|---|
b09bf723 IG |
1 | /* |
2 | * (C) Copyright 2013 CompuLab, Ltd. | |
3 | * Author: Igor Grinberg <grinberg@compulab.co.il> | |
4 | * | |
5 | * Configuration settings for the CompuLab CM-T3517 board | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0+ | |
8 | */ | |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
3709844f AA |
13 | #define CONFIG_SYS_CACHELINE_SIZE 64 |
14 | ||
b09bf723 IG |
15 | /* |
16 | * High Level Configuration Options | |
17 | */ | |
18 | #define CONFIG_OMAP /* in a TI OMAP core */ | |
19 | #define CONFIG_CM_T3517 /* working with CM-T3517 */ | |
20 | #define CONFIG_OMAP_COMMON | |
c6f90e14 NM |
21 | /* Common ARM Erratas */ |
22 | #define CONFIG_ARM_ERRATA_454179 | |
23 | #define CONFIG_ARM_ERRATA_430973 | |
24 | #define CONFIG_ARM_ERRATA_621766 | |
b09bf723 IG |
25 | |
26 | #define CONFIG_SYS_TEXT_BASE 0x80008000 | |
27 | ||
28 | /* | |
29 | * This is needed for the DMA stuff. | |
30 | * Although the default iss 64, we still define it | |
31 | * to be on the safe side once the default is changed. | |
32 | */ | |
33 | #define CONFIG_SYS_CACHELINE_SIZE 64 | |
34 | ||
35 | #define CONFIG_EMIF4 /* The chip has EMIF4 controller */ | |
36 | ||
37 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
987ec585 | 38 | #include <asm/arch/omap.h> |
b09bf723 | 39 | |
f3b44e8b DL |
40 | #define CONFIG_MACH_TYPE MACH_TYPE_CM_T3517 |
41 | ||
b09bf723 IG |
42 | /* |
43 | * Display CPU and Board information | |
44 | */ | |
45 | #define CONFIG_DISPLAY_CPUINFO | |
46 | #define CONFIG_DISPLAY_BOARDINFO | |
47 | ||
48 | /* Clock Defines */ | |
49 | #define V_OSCK 26000000 /* Clock output from T2 */ | |
50 | #define V_SCLK (V_OSCK >> 1) | |
51 | ||
52 | #define CONFIG_MISC_INIT_R | |
53 | ||
b09bf723 IG |
54 | /* |
55 | * The early kernel mapping on ARM currently only maps from the base of DRAM | |
56 | * to the end of the kernel image. The kernel is loaded at DRAM base + 0x8000. | |
57 | * The early kernel pagetable uses DRAM base + 0x4000 to DRAM base + 0x8000, | |
58 | * so that leaves DRAM base to DRAM base + 0x4000 available. | |
59 | */ | |
60 | #define CONFIG_SYS_BOOTMAPSZ 0x4000 | |
61 | ||
62 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
63 | #define CONFIG_SETUP_MEMORY_TAGS | |
64 | #define CONFIG_INITRD_TAG | |
65 | #define CONFIG_REVISION_TAG | |
66 | #define CONFIG_SERIAL_TAG | |
67 | ||
68 | /* | |
69 | * Size of malloc() pool | |
70 | */ | |
2f6e4bf8 | 71 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */ |
b09bf723 IG |
72 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10)) |
73 | ||
74 | /* | |
75 | * Hardware drivers | |
76 | */ | |
77 | ||
78 | /* | |
79 | * NS16550 Configuration | |
80 | */ | |
b09bf723 IG |
81 | #define CONFIG_SYS_NS16550_SERIAL |
82 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
83 | #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ | |
84 | ||
85 | /* | |
86 | * select serial console configuration | |
87 | */ | |
88 | #define CONFIG_CONS_INDEX 3 | |
89 | #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3 | |
90 | #define CONFIG_SERIAL3 3 /* UART3 */ | |
91 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
92 | ||
93 | /* allow to overwrite serial and ethaddr */ | |
94 | #define CONFIG_ENV_OVERWRITE | |
95 | #define CONFIG_BAUDRATE 115200 | |
96 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
97 | 115200} | |
98 | ||
99 | #define CONFIG_OMAP_GPIO | |
100 | ||
101 | #define CONFIG_GENERIC_MMC | |
102 | #define CONFIG_MMC | |
103 | #define CONFIG_OMAP_HSMMC | |
104 | #define CONFIG_DOS_PARTITION | |
105 | ||
011f5c13 IG |
106 | /* USB */ |
107 | #define CONFIG_USB_MUSB_AM35X | |
108 | ||
109 | #ifndef CONFIG_USB_MUSB_AM35X | |
110 | #define CONFIG_USB_OMAP3 | |
111 | #define CONFIG_USB_EHCI | |
112 | #define CONFIG_USB_EHCI_OMAP | |
113 | #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 146 | |
114 | #define CONFIG_OMAP_EHCI_PHY2_RESET_GPIO 147 | |
115 | #else /* !CONFIG_USB_MUSB_AM35X */ | |
95de1e2f | 116 | #define CONFIG_USB_MUSB_PIO_ONLY |
011f5c13 IG |
117 | #endif /* CONFIG_USB_MUSB_AM35X */ |
118 | ||
119 | #define CONFIG_USB_STORAGE | |
120 | #define CONFIG_CMD_USB | |
121 | ||
b09bf723 | 122 | /* commands to include */ |
b09bf723 IG |
123 | #define CONFIG_CMD_CACHE |
124 | #define CONFIG_CMD_EXT2 /* EXT2 Support */ | |
125 | #define CONFIG_CMD_FAT /* FAT support */ | |
126 | #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */ | |
127 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ | |
128 | #define CONFIG_MTD_PARTITIONS | |
129 | #define MTDIDS_DEFAULT "nand0=nand" | |
130 | #define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\ | |
131 | "1920k(u-boot),256k(u-boot-env),"\ | |
132 | "4m(kernel),-(fs)" | |
133 | ||
134 | #define CONFIG_CMD_I2C /* I2C serial bus support */ | |
135 | #define CONFIG_CMD_MMC /* MMC support */ | |
136 | #define CONFIG_CMD_NAND /* NAND support */ | |
a8a78c74 IG |
137 | #define CONFIG_CMD_DHCP |
138 | #define CONFIG_CMD_PING | |
b09bf723 | 139 | |
b09bf723 IG |
140 | |
141 | #define CONFIG_SYS_NO_FLASH | |
142 | #define CONFIG_SYS_I2C | |
143 | #define CONFIG_SYS_OMAP24_I2C_SPEED 400000 | |
144 | #define CONFIG_SYS_OMAP24_I2C_SLAVE 1 | |
145 | #define CONFIG_SYS_I2C_OMAP34XX | |
146 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 | |
147 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
148 | #define CONFIG_SYS_I2C_EEPROM_BUS 0 | |
149 | #define CONFIG_I2C_MULTI_BUS | |
150 | ||
151 | /* | |
152 | * Board NAND Info. | |
153 | */ | |
b09bf723 IG |
154 | #define CONFIG_NAND_OMAP_GPMC |
155 | #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ | |
156 | /* to access nand */ | |
157 | #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ | |
158 | /* to access nand at */ | |
159 | /* CS0 */ | |
160 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */ | |
161 | /* devices */ | |
162 | ||
163 | /* Environment information */ | |
164 | #define CONFIG_BOOTDELAY 3 | |
165 | #define CONFIG_ZERO_BOOTDELAY_CHECK | |
166 | ||
167 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
168 | "loadaddr=0x82000000\0" \ | |
169 | "baudrate=115200\0" \ | |
170 | "console=ttyO2,115200n8\0" \ | |
e093d0b2 | 171 | "netretry=yes\0" \ |
b09bf723 IG |
172 | "mpurate=auto\0" \ |
173 | "vram=12M\0" \ | |
174 | "dvimode=1024x768MR-16@60\0" \ | |
175 | "defaultdisplay=dvi\0" \ | |
176 | "mmcdev=0\0" \ | |
177 | "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \ | |
178 | "mmcrootfstype=ext4\0" \ | |
179 | "nandroot=/dev/mtdblock4 rw\0" \ | |
180 | "nandrootfstype=ubifs\0" \ | |
181 | "mmcargs=setenv bootargs console=${console} " \ | |
182 | "mpurate=${mpurate} " \ | |
183 | "vram=${vram} " \ | |
184 | "omapfb.mode=dvi:${dvimode} " \ | |
185 | "omapdss.def_disp=${defaultdisplay} " \ | |
186 | "root=${mmcroot} " \ | |
187 | "rootfstype=${mmcrootfstype}\0" \ | |
188 | "nandargs=setenv bootargs console=${console} " \ | |
189 | "mpurate=${mpurate} " \ | |
190 | "vram=${vram} " \ | |
191 | "omapfb.mode=dvi:${dvimode} " \ | |
192 | "omapdss.def_disp=${defaultdisplay} " \ | |
193 | "root=${nandroot} " \ | |
194 | "rootfstype=${nandrootfstype}\0" \ | |
195 | "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ | |
196 | "bootscript=echo Running bootscript from mmc ...; " \ | |
197 | "source ${loadaddr}\0" \ | |
198 | "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \ | |
199 | "mmcboot=echo Booting from mmc ...; " \ | |
200 | "run mmcargs; " \ | |
201 | "bootm ${loadaddr}\0" \ | |
202 | "nandboot=echo Booting from nand ...; " \ | |
203 | "run nandargs; " \ | |
204 | "nand read ${loadaddr} 2a0000 400000; " \ | |
205 | "bootm ${loadaddr}\0" \ | |
206 | ||
207 | #define CONFIG_CMD_BOOTZ | |
208 | #define CONFIG_BOOTCOMMAND \ | |
209 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
210 | "if run loadbootscript; then " \ | |
211 | "run bootscript; " \ | |
212 | "else " \ | |
213 | "if run loaduimage; then " \ | |
214 | "run mmcboot; " \ | |
215 | "else run nandboot; " \ | |
216 | "fi; " \ | |
217 | "fi; " \ | |
218 | "else run nandboot; fi" | |
219 | ||
220 | /* | |
221 | * Miscellaneous configurable options | |
222 | */ | |
223 | #define CONFIG_AUTO_COMPLETE | |
224 | #define CONFIG_CMDLINE_EDITING | |
225 | #define CONFIG_TIMESTAMP | |
226 | #define CONFIG_SYS_AUTOLOAD "no" | |
227 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
b09bf723 IG |
228 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ |
229 | /* Print Buffer Size */ | |
230 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
231 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
232 | #define CONFIG_SYS_MAXARGS 32 /* max number of command args */ | |
233 | /* Boot Argument Buffer Size */ | |
234 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
235 | ||
236 | #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0 + 0x02000000) | |
237 | ||
238 | /* | |
239 | * AM3517 has 12 GP timers, they can be driven by the system clock | |
240 | * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). | |
241 | * This rate is divided by a local divisor. | |
242 | */ | |
243 | #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2) | |
244 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
245 | #define CONFIG_SYS_HZ 1000 | |
246 | ||
247 | /*----------------------------------------------------------------------- | |
248 | * Physical Memory Map | |
249 | */ | |
250 | #define CONFIG_NR_DRAM_BANKS 1 /* CM-T3517 DRAM is only on CS0 */ | |
251 | #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 | |
252 | #define CONFIG_SYS_CS0_SIZE (256 << 20) | |
253 | ||
254 | /*----------------------------------------------------------------------- | |
255 | * FLASH and environment organization | |
256 | */ | |
257 | ||
258 | /* **** PISMO SUPPORT *** */ | |
259 | /* Monitor at start of flash */ | |
260 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
261 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */ | |
262 | ||
263 | #define CONFIG_ENV_IS_IN_NAND | |
264 | #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */ | |
265 | #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET | |
266 | #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET | |
267 | ||
a8a78c74 IG |
268 | #if defined(CONFIG_CMD_NET) |
269 | #define CONFIG_DRIVER_TI_EMAC | |
270 | #define CONFIG_DRIVER_TI_EMAC_USE_RMII | |
271 | #define CONFIG_MII | |
272 | #define CONFIG_SMC911X | |
273 | #define CONFIG_SMC911X_32_BIT | |
274 | #define CONFIG_SMC911X_BASE (0x2C000000 + (16 << 20)) | |
e093d0b2 DL |
275 | #define CONFIG_ARP_TIMEOUT 200UL |
276 | #define CONFIG_NET_RETRY_COUNT 5 | |
a8a78c74 IG |
277 | #endif /* CONFIG_CMD_NET */ |
278 | ||
b09bf723 IG |
279 | /* additions for new relocation code, must be added to all boards */ |
280 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
281 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 | |
282 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
283 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
284 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
285 | GENERATED_GBL_DATA_SIZE) | |
286 | ||
287 | /* Status LED */ | |
288 | #define CONFIG_STATUS_LED /* Status LED enabled */ | |
289 | #define CONFIG_BOARD_SPECIFIC_LED | |
290 | #define CONFIG_GPIO_LED | |
291 | #define GREEN_LED_GPIO 186 /* CM-T3517 Green LED is GPIO186 */ | |
292 | #define GREEN_LED_DEV 0 | |
293 | #define STATUS_LED_BIT GREEN_LED_GPIO | |
294 | #define STATUS_LED_STATE STATUS_LED_ON | |
295 | #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2) | |
296 | #define STATUS_LED_BOOT GREEN_LED_DEV | |
297 | ||
298 | /* GPIO banks */ | |
299 | #ifdef CONFIG_STATUS_LED | |
300 | #define CONFIG_OMAP3_GPIO_6 /* GPIO186 is in GPIO bank 6 */ | |
301 | #endif | |
302 | ||
40bbd52a IG |
303 | /* Display Configuration */ |
304 | #define CONFIG_OMAP3_GPIO_2 | |
305 | #define CONFIG_OMAP3_GPIO_5 | |
306 | #define CONFIG_VIDEO_OMAP3 | |
307 | #define LCD_BPP LCD_COLOR16 | |
308 | ||
309 | #define CONFIG_LCD | |
310 | #define CONFIG_SPLASH_SCREEN | |
311 | #define CONFIG_SPLASHIMAGE_GUARD | |
312 | #define CONFIG_CMD_BMP | |
313 | #define CONFIG_BMP_16BPP | |
314 | #define CONFIG_SCF0403_LCD | |
315 | ||
316 | #define CONFIG_OMAP3_SPI | |
317 | ||
b09bf723 | 318 | #endif /* __CONFIG_H */ |