]>
Commit | Line | Data |
---|---|---|
f4b7532f JT |
1 | /* |
2 | * Copyright (C) 2016 Amarula Solutions B.V. | |
3 | * Copyright (C) 2016 Engicam S.r.l. | |
4 | * | |
5 | * Configuration settings for the Engicam i.CoreM6 QDL Starter Kits. | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0+ | |
8 | */ | |
9 | ||
10 | #ifndef __IMX6QLD_ICORE_CONFIG_H | |
11 | #define __IMX6QLD_ICORE_CONFIG_H | |
12 | ||
13 | #include <linux/sizes.h> | |
14 | #include "mx6_common.h" | |
15 | ||
16 | /* Size of malloc() pool */ | |
17 | #define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M) | |
18 | ||
19 | /* Total Size of Environment Sector */ | |
20 | #define CONFIG_ENV_SIZE SZ_128K | |
21 | ||
22 | /* Allow to overwrite serial and ethaddr */ | |
23 | #define CONFIG_ENV_OVERWRITE | |
24 | ||
25 | /* Environment */ | |
26 | #ifndef CONFIG_ENV_IS_NOWHERE | |
27 | /* Environment in MMC */ | |
28 | # if defined(CONFIG_ENV_IS_IN_MMC) | |
29 | # define CONFIG_ENV_OFFSET 0x100000 | |
023ff2f7 JT |
30 | /* Environment in NAND */ |
31 | # elif defined(CONFIG_ENV_IS_IN_NAND) | |
32 | # define CONFIG_ENV_OFFSET 0x400000 | |
33 | # define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE | |
f4b7532f JT |
34 | # endif |
35 | #endif | |
36 | ||
37 | /* Default environment */ | |
38 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
39 | "script=boot.scr\0" \ | |
3713571c | 40 | "splashpos=m,m\0" \ |
bfd96402 | 41 | "image=uImage\0" \ |
66d1d687 | 42 | "fit_image=fit.itb\0" \ |
f4b7532f JT |
43 | "console=ttymxc3\0" \ |
44 | "fdt_high=0xffffffff\0" \ | |
45 | "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \ | |
46 | "fdt_addr=0x18000000\0" \ | |
47 | "boot_fdt=try\0" \ | |
48 | "mmcdev=0\0" \ | |
49 | "mmcpart=1\0" \ | |
50 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
ddd90660 | 51 | "nandroot=ubi0:rootfs rootfstype=ubifs\0" \ |
f4b7532f JT |
52 | "mmcautodetect=yes\0" \ |
53 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
54 | "root=${mmcroot}\0" \ | |
ddd90660 JT |
55 | "ubiargs=setenv bootargs console=${console},${baudrate} " \ |
56 | "ubi.mtd=5 root=${nandroot} ${mtdparts}\0" \ | |
f4b7532f JT |
57 | "loadbootscript=" \ |
58 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
59 | "bootscript=echo Running bootscript from mmc ...; " \ | |
60 | "source\0" \ | |
61 | "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ | |
62 | "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ | |
66d1d687 JT |
63 | "loadfit=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${fit_image}\0" \ |
64 | "fitboot=echo Booting FIT image from mmc ...; " \ | |
65 | "run mmcargs; " \ | |
66 | "bootm ${loadaddr}\0" \ | |
32dcfcec | 67 | "_mmcboot=run mmcargs; " \ |
f4b7532f JT |
68 | "run mmcargs; " \ |
69 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
70 | "if run loadfdt; then " \ | |
bfd96402 | 71 | "bootm ${loadaddr} - ${fdt_addr}; " \ |
f4b7532f JT |
72 | "else " \ |
73 | "if test ${boot_fdt} = try; then " \ | |
bfd96402 | 74 | "bootm; " \ |
f4b7532f JT |
75 | "else " \ |
76 | "echo WARN: Cannot load the DT; " \ | |
77 | "fi; " \ | |
78 | "fi; " \ | |
79 | "else " \ | |
bfd96402 | 80 | "bootm; " \ |
ddd90660 | 81 | "fi\0" \ |
32dcfcec JT |
82 | "mmcboot=echo Booting from mmc ...; " \ |
83 | "if mmc rescan; then " \ | |
84 | "if run loadbootscript; then " \ | |
85 | "run bootscript; " \ | |
86 | "else " \ | |
87 | "if run loadfit; then " \ | |
88 | "run fitboot; " \ | |
89 | "else " \ | |
90 | "if run loadimage; then " \ | |
91 | "run _mmcboot; " \ | |
92 | "fi; " \ | |
93 | "fi; " \ | |
94 | "fi; " \ | |
95 | "fi\0" \ | |
ddd90660 JT |
96 | "nandboot=echo Booting from nand ...; " \ |
97 | "if mtdparts; then " \ | |
98 | "echo Starting nand boot ...; " \ | |
99 | "else " \ | |
100 | "mtdparts default; " \ | |
101 | "fi; " \ | |
102 | "run ubiargs; " \ | |
103 | "nand read ${loadaddr} kernel 0x800000; " \ | |
104 | "nand read ${fdt_addr} dtb 0x100000; " \ | |
105 | "bootm ${loadaddr} - ${fdt_addr}\0" | |
f4b7532f | 106 | |
32dcfcec | 107 | #define CONFIG_BOOTCOMMAND "run $modeboot" |
f4b7532f JT |
108 | |
109 | /* Miscellaneous configurable options */ | |
110 | #define CONFIG_SYS_MEMTEST_START 0x80000000 | |
111 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x8000000) | |
112 | ||
113 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
114 | #define CONFIG_SYS_HZ 1000 | |
115 | ||
116 | /* Physical Memory Map */ | |
117 | #define CONFIG_NR_DRAM_BANKS 1 | |
118 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
119 | ||
120 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
121 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
122 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
123 | ||
124 | #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
125 | GENERATED_GBL_DATA_SIZE) | |
126 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
127 | CONFIG_SYS_INIT_SP_OFFSET) | |
128 | ||
ada832f8 JT |
129 | /* FIT */ |
130 | #ifdef CONFIG_FIT | |
131 | # define CONFIG_HASH_VERIFY | |
132 | # define CONFIG_SHA1 | |
133 | # define CONFIG_SHA256 | |
8098b8cb | 134 | # define CONFIG_IMAGE_FORMAT_LEGACY |
ada832f8 JT |
135 | #endif |
136 | ||
f4b7532f JT |
137 | /* UART */ |
138 | #ifdef CONFIG_MXC_UART | |
139 | # define CONFIG_MXC_UART_BASE UART4_BASE | |
140 | #endif | |
141 | ||
142 | /* MMC */ | |
143 | #ifdef CONFIG_FSL_USDHC | |
144 | # define CONFIG_SYS_MMC_ENV_DEV 0 | |
145 | # define CONFIG_SYS_FSL_USDHC_NUM 1 | |
85392ded | 146 | # define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
f4b7532f JT |
147 | #endif |
148 | ||
023ff2f7 JT |
149 | /* NAND */ |
150 | #ifdef CONFIG_NAND_MXS | |
151 | # define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
152 | # define CONFIG_SYS_NAND_BASE 0x40000000 | |
153 | # define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
154 | # define CONFIG_SYS_NAND_ONFI_DETECTION | |
155 | # define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE | |
156 | # define CONFIG_SYS_NAND_U_BOOT_OFFS 0x200000 | |
157 | ||
310db71d JT |
158 | /* MTD device */ |
159 | # define CONFIG_MTD_DEVICE | |
160 | # define CONFIG_CMD_MTDPARTS | |
161 | # define CONFIG_MTD_PARTITIONS | |
83425771 JT |
162 | # define MTDIDS_DEFAULT "nand0=gpmi-nand" |
163 | # define MTDPARTS_DEFAULT "mtdparts=gpmi-nand:2m(spl),2m(uboot)," \ | |
08d7985b | 164 | "1m(env),8m(kernel),1m(dtb),-(rootfs)" |
310db71d | 165 | |
8a9c775a JT |
166 | /* UBI */ |
167 | # define CONFIG_CMD_UBIFS | |
168 | # define CONFIG_RBTREE | |
169 | # define CONFIG_LZO | |
170 | ||
023ff2f7 JT |
171 | # define CONFIG_APBH_DMA |
172 | # define CONFIG_APBH_DMA_BURST | |
173 | # define CONFIG_APBH_DMA_BURST8 | |
174 | #endif | |
175 | ||
58413366 JT |
176 | /* Ethernet */ |
177 | #ifdef CONFIG_FEC_MXC | |
178 | # define IMX_FEC_BASE ENET_BASE_ADDR | |
179 | # define CONFIG_FEC_MXC_PHYADDR 0 | |
180 | # define CONFIG_FEC_XCV_TYPE RMII | |
181 | # define CONFIG_ETHPRIME "FEC" | |
182 | ||
183 | # define CONFIG_MII | |
184 | # define CONFIG_PHYLIB | |
185 | # define CONFIG_PHY_SMSC | |
186 | #endif | |
187 | ||
ca7463c9 JT |
188 | /* Framebuffer */ |
189 | #ifdef CONFIG_VIDEO_IPUV3 | |
190 | # define CONFIG_IPUV3_CLK 260000000 | |
191 | # define CONFIG_IMX_VIDEO_SKIP | |
192 | ||
193 | # define CONFIG_SPLASH_SCREEN | |
3713571c | 194 | # define CONFIG_SPLASH_SCREEN_ALIGN |
ca7463c9 JT |
195 | # define CONFIG_BMP_16BPP |
196 | # define CONFIG_VIDEO_BMP_RLE8 | |
197 | # define CONFIG_VIDEO_LOGO | |
198 | # define CONFIG_VIDEO_BMP_LOGO | |
199 | #endif | |
200 | ||
f4b7532f JT |
201 | /* SPL */ |
202 | #ifdef CONFIG_SPL | |
023ff2f7 JT |
203 | # ifdef CONFIG_NAND_MXS |
204 | # define CONFIG_SPL_NAND_SUPPORT | |
205 | # else | |
206 | # define CONFIG_SPL_MMC_SUPPORT | |
207 | # endif | |
208 | ||
f4b7532f | 209 | # include "imx6_spl.h" |
f160c5c8 JT |
210 | # ifdef CONFIG_SPL_BUILD |
211 | # undef CONFIG_DM_GPIO | |
212 | # undef CONFIG_DM_MMC | |
213 | # endif | |
f4b7532f JT |
214 | #endif |
215 | ||
216 | #endif /* __IMX6QLD_ICORE_CONFIG_H */ |