]>
Commit | Line | Data |
---|---|---|
2be2c6cc | 1 | /* |
73225245 GI |
2 | * (C) Copyright 2008-2010 |
3 | * GraÅžvydas Ignotas <notasas@gmail.com> | |
2be2c6cc DB |
4 | * |
5 | * Configuration settings for the OMAP3 Pandora. | |
6 | * | |
3765b3e7 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
2be2c6cc DB |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
2be2c6cc | 12 | |
76375454 GI |
13 | #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ |
14 | #define CONFIG_NAND | |
2be2c6cc | 15 | |
76375454 GI |
16 | /* override base for compatibility with MLO the device ships with */ |
17 | #define CONFIG_SYS_TEXT_BASE 0x80008000 | |
cae377b5 | 18 | |
76375454 | 19 | #include <configs/ti_omap3_common.h> |
2be2c6cc | 20 | |
6a6b62e3 SP |
21 | /* |
22 | * Display CPU and Board information | |
23 | */ | |
24 | #define CONFIG_DISPLAY_CPUINFO 1 | |
25 | #define CONFIG_DISPLAY_BOARDINFO 1 | |
26 | ||
2be2c6cc | 27 | #define CONFIG_MISC_INIT_R |
2be2c6cc DB |
28 | #define CONFIG_REVISION_TAG 1 |
29 | ||
9c44ddcc | 30 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */ |
76375454 GI |
31 | |
32 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1 | |
33 | #define CONFIG_SYS_DEVICE_NULLDEV 1 | |
2be2c6cc DB |
34 | |
35 | /* | |
36 | * Hardware drivers | |
37 | */ | |
38 | ||
76375454 GI |
39 | /* I2C Support */ |
40 | #define CONFIG_SYS_I2C_OMAP34XX | |
73225245 | 41 | |
76375454 GI |
42 | /* TWL4030 LED */ |
43 | #define CONFIG_TWL4030_LED | |
73225245 | 44 | |
76375454 GI |
45 | /* Initialize GPIOs by default */ |
46 | #define CONFIG_OMAP3_GPIO_4 /* GPIO96..127 is in GPIO Bank 4 */ | |
47 | #define CONFIG_OMAP3_GPIO_6 /* GPIO160..191 is in GPIO Bank 6 */ | |
73225245 | 48 | |
2be2c6cc DB |
49 | /* |
50 | * NS16550 Configuration | |
51 | */ | |
c7b9686d | 52 | #undef CONFIG_SYS_NS16550_CLK |
2be2c6cc DB |
53 | #define CONFIG_SYS_NS16550_SERIAL |
54 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
55 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK | |
2be2c6cc DB |
56 | #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3 |
57 | #define CONFIG_SERIAL3 3 | |
58 | ||
2be2c6cc | 59 | /* commands to include */ |
73225245 | 60 | #define CONFIG_CMD_CACHE /* Cache control */ |
2be2c6cc | 61 | |
2be2c6cc DB |
62 | /* |
63 | * Board NAND Info. | |
64 | */ | |
2be2c6cc DB |
65 | #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ |
66 | /* to access nand */ | |
55f1b39f | 67 | #define CONFIG_SYS_NAND_BUSWIDTH_16BIT |
76375454 GI |
68 | #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW |
69 | #define CONFIG_SYS_NAND_PAGE_SIZE 2048 | |
70 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
71 | ||
72 | #ifdef CONFIG_NAND | |
73 | #define CONFIG_CMD_UBI /* UBI-formated MTD partition support */ | |
74 | #define CONFIG_CMD_UBIFS /* Read-only UBI volume operations */ | |
75 | ||
76 | #define CONFIG_RBTREE /* required by CONFIG_CMD_UBI */ | |
77 | #define CONFIG_LZO /* required by CONFIG_CMD_UBIFS */ | |
78 | ||
79 | #define CONFIG_MTD_PARTITIONS /* required for UBI partition support */ | |
80 | ||
81 | #define MTDIDS_DEFAULT "nand0=omap2-nand.0" | |
82 | #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(xloader),"\ | |
73225245 GI |
83 | "1920k(uboot),128k(uboot-env),"\ |
84 | "10m(boot),-(rootfs)" | |
85 | #else | |
86 | #define MTDPARTS_DEFAULT | |
87 | #endif | |
2be2c6cc | 88 | |
2be2c6cc | 89 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
76375454 | 90 | DEFAULT_LINUX_BOOT_ENV \ |
73225245 | 91 | "usbtty=cdc_acm\0" \ |
73225245 | 92 | "bootargs=ubi.mtd=4 ubi.mtd=3 root=ubi0:rootfs rootfstype=ubifs " \ |
9baa37b1 | 93 | "rw rootflags=bulk_read vram=6272K omapfb.vram=0:3000K\0" \ |
73225245 | 94 | "mtdparts=" MTDPARTS_DEFAULT "\0" \ |
2be2c6cc DB |
95 | |
96 | #define CONFIG_BOOTCOMMAND \ | |
86c5c544 | 97 | "if mmc rescan && fatload mmc1 0 ${loadaddr} autoboot.scr || " \ |
73225245 GI |
98 | "ext2load mmc1 0 ${loadaddr} autoboot.scr; then " \ |
99 | "source ${loadaddr}; " \ | |
100 | "fi; " \ | |
949a7710 JH |
101 | "ubi part boot && ubifsmount ubi:boot && " \ |
102 | "ubifsload ${loadaddr} uImage && bootm ${loadaddr}" | |
2be2c6cc | 103 | |
2be2c6cc DB |
104 | /* memtest works on */ |
105 | #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) | |
106 | #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \ | |
107 | 0x01F00000) /* 31MB */ | |
108 | ||
76375454 | 109 | #if defined(CONFIG_NAND) |
222a3113 | 110 | #define CONFIG_SYS_FLASH_BASE NAND_BASE |
6cbec7b3 | 111 | #endif |
2be2c6cc DB |
112 | |
113 | /* Monitor at start of flash */ | |
114 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
2be2c6cc DB |
115 | |
116 | #define CONFIG_ENV_IS_IN_NAND 1 | |
73225245 | 117 | #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */ |
2be2c6cc | 118 | |
6cbec7b3 LC |
119 | #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */ |
120 | #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET | |
2be2c6cc DB |
121 | #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET |
122 | ||
8e40852f A |
123 | #define CONFIG_SYS_CACHELINE_SIZE 64 |
124 | ||
2be2c6cc | 125 | #endif /* __CONFIG_H */ |