]>
Commit | Line | Data |
---|---|---|
0aee53ba CK |
1 | /* |
2 | * Copyright (C) 2011 Samsung Electronics | |
3 | * | |
4 | * Configuration settings for the SAMSUNG SMDK5250 (EXYNOS5250) board. | |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | ||
25 | #ifndef __CONFIG_H | |
26 | #define __CONFIG_H | |
27 | ||
28 | /* High Level Configuration Options */ | |
29 | #define CONFIG_SAMSUNG /* in a SAMSUNG core */ | |
30 | #define CONFIG_S5P /* S5P Family */ | |
31 | #define CONFIG_EXYNOS5 /* which is in a Exynos5 Family */ | |
32 | #define CONFIG_SMDK5250 /* which is in a SMDK5250 */ | |
33 | ||
34 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
35 | ||
36 | #define CONFIG_ARCH_CPU_INIT | |
37 | #define CONFIG_DISPLAY_CPUINFO | |
38 | #define CONFIG_DISPLAY_BOARDINFO | |
39 | ||
40 | /* Keep L2 Cache Disabled */ | |
41 | #define CONFIG_SYS_DCACHE_OFF | |
42 | ||
43 | #define CONFIG_SYS_SDRAM_BASE 0x40000000 | |
44 | #define CONFIG_SYS_TEXT_BASE 0x43E00000 | |
45 | ||
46 | /* input clock of PLL: SMDK5250 has 24MHz input clock */ | |
47 | #define CONFIG_SYS_CLK_FREQ 24000000 | |
48 | ||
49 | #define CONFIG_SETUP_MEMORY_TAGS | |
50 | #define CONFIG_CMDLINE_TAG | |
51 | #define CONFIG_INITRD_TAG | |
52 | #define CONFIG_CMDLINE_EDITING | |
53 | ||
54 | /* MACH_TYPE_SMDK5250 macro will be removed once added to mach-types */ | |
55 | #define MACH_TYPE_SMDK5250 3774 | |
56 | #define CONFIG_MACH_TYPE MACH_TYPE_SMDK5250 | |
57 | ||
58 | /* Power Down Modes */ | |
59 | #define S5P_CHECK_SLEEP 0x00000BAD | |
60 | #define S5P_CHECK_DIDLE 0xBAD00000 | |
61 | #define S5P_CHECK_LPA 0xABAD0000 | |
62 | ||
63 | /* Offset for inform registers */ | |
64 | #define INFORM0_OFFSET 0x800 | |
65 | #define INFORM1_OFFSET 0x804 | |
66 | ||
67 | /* Size of malloc() pool */ | |
68 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20)) | |
69 | ||
70 | /* select serial console configuration */ | |
71 | #define CONFIG_SERIAL_MULTI | |
72 | #define CONFIG_SERIAL1 /* use SERIAL 1 */ | |
73 | #define CONFIG_BAUDRATE 115200 | |
74 | #define EXYNOS5_DEFAULT_UART_OFFSET 0x010000 | |
75 | ||
76 | #define TZPC_BASE_OFFSET 0x10000 | |
77 | ||
78 | /* SD/MMC configuration */ | |
79 | #define CONFIG_GENERIC_MMC | |
80 | #define CONFIG_MMC | |
7d2d58b4 JC |
81 | #define CONFIG_SDHCI |
82 | #define CONFIG_S5P_SDHCI | |
0aee53ba CK |
83 | |
84 | #define CONFIG_BOARD_EARLY_INIT_F | |
85 | ||
86 | /* PWM */ | |
87 | #define CONFIG_PWM | |
88 | ||
89 | /* allow to overwrite serial and ethaddr */ | |
90 | #define CONFIG_ENV_OVERWRITE | |
91 | ||
92 | /* Command definition*/ | |
93 | #include <config_cmd_default.h> | |
94 | ||
95 | #define CONFIG_CMD_PING | |
96 | #define CONFIG_CMD_ELF | |
97 | #define CONFIG_CMD_MMC | |
98 | #define CONFIG_CMD_EXT2 | |
99 | #define CONFIG_CMD_FAT | |
bf936210 | 100 | #define CONFIG_CMD_NET |
0aee53ba CK |
101 | |
102 | #define CONFIG_BOOTDELAY 3 | |
103 | #define CONFIG_ZERO_BOOTDELAY_CHECK | |
104 | ||
a4dae631 RS |
105 | /* USB */ |
106 | #define CONFIG_CMD_USB | |
107 | #define CONFIG_USB_EHCI | |
108 | #define CONFIG_USB_EHCI_EXYNOS | |
109 | #define CONFIG_USB_STORAGE | |
110 | ||
81e35203 CK |
111 | /* MMC SPL */ |
112 | #define CONFIG_SPL | |
113 | #define COPY_BL2_FNPTR_ADDR 0x02020030 | |
114 | ||
0aee53ba CK |
115 | #define CONFIG_BOOTCOMMAND "mmc read 40007000 451 2000; bootm 40007000" |
116 | ||
117 | /* Miscellaneous configurable options */ | |
118 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
119 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
0aee53ba CK |
120 | #define CONFIG_SYS_PROMPT "SMDK5250 # " |
121 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
122 | #define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */ | |
123 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
124 | #define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0" | |
125 | /* Boot Argument Buffer Size */ | |
126 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
127 | /* memtest works on */ | |
128 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
129 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5E00000) | |
130 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000) | |
131 | ||
132 | #define CONFIG_SYS_HZ 1000 | |
133 | ||
0aee53ba CK |
134 | #define CONFIG_RD_LVL |
135 | ||
136 | /* Stack sizes */ | |
137 | #define CONFIG_STACKSIZE (256 << 10) /* 256KB */ | |
138 | ||
139 | #define CONFIG_NR_DRAM_BANKS 8 | |
140 | #define SDRAM_BANK_SIZE (256UL << 20UL) /* 256 MB */ | |
141 | #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE | |
142 | #define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE | |
143 | #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE) | |
144 | #define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE | |
145 | #define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE)) | |
146 | #define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE | |
147 | #define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE)) | |
148 | #define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE | |
149 | #define PHYS_SDRAM_5 (CONFIG_SYS_SDRAM_BASE + (4 * SDRAM_BANK_SIZE)) | |
150 | #define PHYS_SDRAM_5_SIZE SDRAM_BANK_SIZE | |
151 | #define PHYS_SDRAM_6 (CONFIG_SYS_SDRAM_BASE + (5 * SDRAM_BANK_SIZE)) | |
152 | #define PHYS_SDRAM_6_SIZE SDRAM_BANK_SIZE | |
153 | #define PHYS_SDRAM_7 (CONFIG_SYS_SDRAM_BASE + (6 * SDRAM_BANK_SIZE)) | |
154 | #define PHYS_SDRAM_7_SIZE SDRAM_BANK_SIZE | |
155 | #define PHYS_SDRAM_8 (CONFIG_SYS_SDRAM_BASE + (7 * SDRAM_BANK_SIZE)) | |
156 | #define PHYS_SDRAM_8_SIZE SDRAM_BANK_SIZE | |
157 | ||
158 | #define CONFIG_SYS_MONITOR_BASE 0x00000000 | |
159 | ||
160 | /* FLASH and environment organization */ | |
161 | #define CONFIG_SYS_NO_FLASH | |
162 | #undef CONFIG_CMD_IMLS | |
163 | #define CONFIG_IDENT_STRING " for SMDK5250" | |
164 | ||
165 | #define CONFIG_ENV_IS_IN_MMC | |
166 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
167 | ||
168 | #define CONFIG_SECURE_BL1_ONLY | |
169 | ||
170 | /* Secure FW size configuration */ | |
171 | #ifdef CONFIG_SECURE_BL1_ONLY | |
172 | #define CONFIG_SEC_FW_SIZE (8 << 10) /* 8KB */ | |
173 | #else | |
174 | #define CONFIG_SEC_FW_SIZE 0 | |
175 | #endif | |
176 | ||
177 | /* Configuration of BL1, BL2, ENV Blocks on mmc */ | |
178 | #define CONFIG_RES_BLOCK_SIZE (512) | |
179 | #define CONFIG_BL1_SIZE (16 << 10) /*16 K reserved for BL1*/ | |
180 | #define CONFIG_BL2_SIZE (512UL << 10UL) /* 512 KB */ | |
181 | #define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */ | |
182 | ||
183 | #define CONFIG_BL1_OFFSET (CONFIG_RES_BLOCK_SIZE + CONFIG_SEC_FW_SIZE) | |
184 | #define CONFIG_BL2_OFFSET (CONFIG_BL1_OFFSET + CONFIG_BL1_SIZE) | |
185 | #define CONFIG_ENV_OFFSET (CONFIG_BL2_OFFSET + CONFIG_BL2_SIZE) | |
186 | ||
81e35203 CK |
187 | /* U-boot copy size from boot Media to DRAM.*/ |
188 | #define BL2_START_OFFSET (CONFIG_BL2_OFFSET/512) | |
189 | #define BL2_SIZE_BLOC_COUNT (CONFIG_BL2_SIZE/512) | |
0aee53ba CK |
190 | #define CONFIG_DOS_PARTITION |
191 | ||
192 | #define CONFIG_IRAM_STACK 0x02050000 | |
193 | ||
194 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - 0x1000000) | |
195 | ||
c82b050e RS |
196 | /* I2C */ |
197 | #define CONFIG_SYS_I2C_INIT_BOARD | |
198 | #define CONFIG_HARD_I2C | |
199 | #define CONFIG_CMD_I2C | |
200 | #define CONFIG_SYS_I2C_SPEED 100000 /* 100 Kbps */ | |
201 | #define CONFIG_DRIVER_S3C24X0_I2C | |
202 | #define CONFIG_I2C_MULTI_BUS | |
203 | #define CONFIG_MAX_I2C_NUM 8 | |
204 | #define CONFIG_SYS_I2C_SLAVE 0x0 | |
205 | ||
bf936210 CK |
206 | /* Ethernet Controllor Driver */ |
207 | #ifdef CONFIG_CMD_NET | |
208 | #define CONFIG_SMC911X | |
209 | #define CONFIG_SMC911X_BASE 0x5000000 | |
210 | #define CONFIG_SMC911X_16_BIT | |
211 | #define CONFIG_ENV_SROM_BANK 1 | |
212 | #endif /*CONFIG_CMD_NET*/ | |
213 | ||
0aee53ba CK |
214 | /* Enable devicetree support */ |
215 | #define CONFIG_OF_LIBFDT | |
216 | ||
217 | #endif /* __CONFIG_H */ |