]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/sunxi-common.h
Merge branch 'master' of git://www.denx.de/git/u-boot-imx
[people/ms/u-boot.git] / include / configs / sunxi-common.h
CommitLineData
cba69eee
IC
1/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
daf6d399 16#include <asm/arch/cpu.h>
e049fe28
HG
17#include <linux/stringify.h>
18
77ef1369
SS
19#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
cba69eee
IC
35/*
36 * High Level Configuration Options
37 */
38#define CONFIG_SUNXI /* sunxi family */
50827a59 39#ifdef CONFIG_SPL_BUILD
50827a59
IC
40#define CONFIG_SYS_THUMB_BUILD /* Thumbs mode to save space in SPL */
41#endif
cba69eee 42
cba69eee 43/* Serial & console */
cba69eee
IC
44#define CONFIG_SYS_NS16550_SERIAL
45/* ns16550 reg in the low bits of cpu reg */
cba69eee 46#define CONFIG_SYS_NS16550_CLK 24000000
4fb60552 47#ifndef CONFIG_DM_SERIAL
1a81cf83
SG
48# define CONFIG_SYS_NS16550_REG_SIZE -4
49# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
50# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
51# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
52# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
53# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
54#endif
cba69eee 55
8a65f69c 56/* CPU */
daf6d399 57#define CONFIG_DISPLAY_CPUINFO
8a65f69c
PK
58#define CONFIG_SYS_CACHELINE_SIZE 64
59
e049fe28
HG
60/*
61 * The DRAM Base differs between some models. We cannot use macros for the
62 * CONFIG_FOO defines which contain the DRAM base address since they end
63 * up unexpanded in include/autoconf.mk .
64 *
65 * So we have to have this #ifdef #else #endif block for these.
66 */
67#ifdef CONFIG_MACH_SUN9I
68#define SDRAM_OFFSET(x) 0x2##x
69#define CONFIG_SYS_SDRAM_BASE 0x20000000
70#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
71#define CONFIG_SYS_TEXT_BASE 0x2a000000
72#define CONFIG_PRE_CON_BUF_ADDR 0x2f000000
ff42d107
HG
73/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
74 * since it needs to fit in with the other values. By also #defining it
75 * we get warnings if the Kconfig value mismatches. */
76#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
e049fe28
HG
77#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
78#else
79#define SDRAM_OFFSET(x) 0x4##x
cba69eee 80#define CONFIG_SYS_SDRAM_BASE 0x40000000
e049fe28
HG
81#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
82#define CONFIG_SYS_TEXT_BASE 0x4a000000
83#define CONFIG_PRE_CON_BUF_ADDR 0x4f000000
ff42d107
HG
84/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
85 * since it needs to fit in with the other values. By also #defining it
86 * we get warnings if the Kconfig value mismatches. */
87#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
e049fe28
HG
88#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
89#endif
90
91#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
e049fe28 92
77fe9887
HG
93#ifdef CONFIG_MACH_SUN9I
94/*
95 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
96 * slightly bigger. Note that it is possible to map the first 32 KiB of the
97 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
98 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
99 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
100 */
101#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
102#define CONFIG_SYS_INIT_RAM_SIZE 0x0a000 /* 40 KiB */
103#else
cba69eee
IC
104#define CONFIG_SYS_INIT_RAM_ADDR 0x0
105#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
77fe9887 106#endif
cba69eee
IC
107
108#define CONFIG_SYS_INIT_SP_OFFSET \
109 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
110#define CONFIG_SYS_INIT_SP_ADDR \
111 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
112
113#define CONFIG_NR_DRAM_BANKS 1
114#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
115#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
116
a6e50a88
IC
117#ifdef CONFIG_AHCI
118#define CONFIG_LIBATA
119#define CONFIG_SCSI_AHCI
120#define CONFIG_SCSI_AHCI_PLAT
121#define CONFIG_SUNXI_AHCI
0751b138 122#define CONFIG_SYS_64BIT_LBA
a6e50a88
IC
123#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
124#define CONFIG_SYS_SCSI_MAX_LUN 1
125#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
126 CONFIG_SYS_SCSI_MAX_LUN)
127#define CONFIG_CMD_SCSI
128#endif
129
cba69eee
IC
130#define CONFIG_SETUP_MEMORY_TAGS
131#define CONFIG_CMDLINE_TAG
132#define CONFIG_INITRD_TAG
9f852211 133#define CONFIG_SERIAL_TAG
cba69eee 134
e5268616 135#ifdef CONFIG_NAND_SUNXI
21d4d37a 136#define CONFIG_SPL_NAND_SUPPORT 1
960caeba
PZ
137#endif
138
e24ea55c 139/* mmc config */
44c79879 140#ifdef CONFIG_MMC
e24ea55c
IC
141#define CONFIG_GENERIC_MMC
142#define CONFIG_CMD_MMC
143#define CONFIG_MMC_SUNXI
144#define CONFIG_MMC_SUNXI_SLOT 0
e24ea55c
IC
145#define CONFIG_ENV_IS_IN_MMC
146#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
ff2b47f6 147#endif
e24ea55c 148
5c965ed9
HG
149/* 64MB of malloc() pool */
150#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
cba69eee
IC
151
152/*
153 * Miscellaneous configurable options
154 */
06beadb0
IC
155#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
156#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
cba69eee 157#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
cba69eee
IC
158
159/* Boot Argument Buffer Size */
160#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
161
cba69eee 162/* standalone support */
e049fe28 163#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
cba69eee 164
cba69eee
IC
165/* baudrate */
166#define CONFIG_BAUDRATE 115200
167
168/* The stack sizes are set up in start.S using the settings below */
169#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
170
171/* FLASH and environment organization */
172
173#define CONFIG_SYS_NO_FLASH
174
fa5e1020 175#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
cba69eee
IC
176#define CONFIG_IDENT_STRING " Allwinner Technology"
177
e24ea55c 178#define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
cba69eee
IC
179#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
180
cba69eee
IC
181#define CONFIG_FAT_WRITE /* enable write access */
182
183#define CONFIG_SPL_FRAMEWORK
184#define CONFIG_SPL_LIBCOMMON_SUPPORT
185#define CONFIG_SPL_SERIAL_SUPPORT
186#define CONFIG_SPL_LIBGENERIC_SUPPORT
187
942cb0b6
SG
188#define CONFIG_SPL_BOARD_LOAD_IMAGE
189
50827a59
IC
190#define CONFIG_SPL_TEXT_BASE 0x20 /* sram start+header */
191#define CONFIG_SPL_MAX_SIZE 0x5fe0 /* 24KB on sun4i/sun7i */
192
193#define CONFIG_SPL_LIBDISK_SUPPORT
f0ce28e9 194
44c79879 195#ifdef CONFIG_MMC
50827a59 196#define CONFIG_SPL_MMC_SUPPORT
f0ce28e9 197#endif
50827a59
IC
198
199#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
200
201#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 80 /* 40KiB */
202#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
203
cba69eee
IC
204/* end of 32 KiB in sram */
205#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
206#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
cba69eee 207
6620377e 208/* I2C */
ad40610b 209#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER
6620377e 210#define CONFIG_SPL_I2C_SUPPORT
ad40610b
HG
211#endif
212
6c739c5d
PK
213#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
214 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
9d082687 215 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
8b2db32a 216#define CONFIG_SYS_I2C
6620377e
HG
217#define CONFIG_SYS_I2C_MVTWSI
218#define CONFIG_SYS_I2C_SPEED 400000
219#define CONFIG_SYS_I2C_SLAVE 0x7f
8b2db32a
HG
220#define CONFIG_CMD_I2C
221#endif
55410089
HG
222
223#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
224#define CONFIG_SYS_I2C_SOFT
225#define CONFIG_SYS_I2C_SOFT_SPEED 50000
226#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
55410089
HG
227/* We use pin names in Kconfig and sunxi_name_to_gpio() */
228#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
229#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
230#ifndef __ASSEMBLY__
231extern int soft_i2c_gpio_sda;
232extern int soft_i2c_gpio_scl;
233#endif
1fc42018
HG
234#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
235#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
236#else
237#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
238#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
55410089
HG
239#endif
240
14bc66bd 241/* PMU */
95ab8fee 242#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
243 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER
14bc66bd
HN
244#define CONFIG_SPL_POWER_SUPPORT
245#endif
246
f84269c5 247#ifndef CONFIG_CONS_INDEX
cba69eee 248#define CONFIG_CONS_INDEX 1 /* UART0 */
f84269c5 249#endif
cba69eee 250
a5da3c83 251#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
f3133962
HG
252#if CONFIG_CONS_INDEX == 1
253#ifdef CONFIG_MACH_SUN9I
254#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
255#else
256#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
257#endif
258#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
259#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
5cd83b11
LI
260#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
261#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
f3133962
HG
262#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
263#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
264#else
265#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
266#endif
a5da3c83 267#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
f3133962 268
abce2c62
IC
269/* GPIO */
270#define CONFIG_SUNXI_GPIO
cd82113a 271#define CONFIG_SPL_GPIO_SUPPORT
abce2c62 272
7f2c521f
LV
273#ifdef CONFIG_VIDEO
274/*
5633a296
HG
275 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
276 * to use as framebuffer. This must be a multiple of 4096.
7f2c521f 277 */
5c965ed9 278#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
7f2c521f 279
2d7a084b
LV
280/* Do we want to initialize a simple FB? */
281#define CONFIG_VIDEO_DT_SIMPLEFB
282
7f2c521f
LV
283#define CONFIG_VIDEO_SUNXI
284
285#define CONFIG_CFB_CONSOLE
286#define CONFIG_VIDEO_SW_CURSOR
287#define CONFIG_VIDEO_LOGO
be8ec633 288#define CONFIG_VIDEO_STD_TIMINGS
75481607 289#define CONFIG_I2C_EDID
58332f89 290#define VIDEO_LINE_LEN (pGD->plnSizeX)
7f2c521f
LV
291
292/* allow both serial and cfb console. */
293#define CONFIG_CONSOLE_MUX
294/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
295#define CONFIG_VGA_AS_SINGLE_DEVICE
296
2d7a084b
LV
297/* To be able to hook simplefb into dt */
298#ifdef CONFIG_VIDEO_DT_SIMPLEFB
299#define CONFIG_OF_BOARD_SETUP
300#endif
301
7f2c521f
LV
302#endif /* CONFIG_VIDEO */
303
c26fb9db
HG
304/* Ethernet support */
305#ifdef CONFIG_SUNXI_EMAC
8145dea4 306#define CONFIG_PHY_ADDR 1
c26fb9db 307#define CONFIG_MII /* MII PHY management */
8145dea4 308#define CONFIG_PHYLIB
c26fb9db
HG
309#endif
310
5835823d 311#ifdef CONFIG_SUNXI_GMAC
5835823d
IC
312#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
313#define CONFIG_PHY_ADDR 1
314#define CONFIG_MII /* MII PHY management */
5835823d
IC
315#endif
316
2582ca0d 317#ifdef CONFIG_USB_EHCI_HCD
6a72e804
HG
318#define CONFIG_USB_OHCI_NEW
319#define CONFIG_USB_OHCI_SUNXI
320#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
3584f30c 321#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
1a800f7a
HG
322#endif
323
324#ifdef CONFIG_USB_MUSB_SUNXI
95de1e2f 325#define CONFIG_USB_MUSB_PIO_ONLY
1a800f7a
HG
326#endif
327
b21144eb
PK
328#ifdef CONFIG_USB_MUSB_GADGET
329#define CONFIG_USB_GADGET
330#define CONFIG_USB_GADGET_DUALSPEED
331#define CONFIG_USB_GADGET_VBUS_DRAW 0
332
333#define CONFIG_USB_GADGET_DOWNLOAD
2a909c5f 334#define CONFIG_USB_FUNCTION_DFU
b21144eb
PK
335#define CONFIG_USB_FUNCTION_FASTBOOT
336#define CONFIG_USB_FUNCTION_MASS_STORAGE
337#endif
338
339#ifdef CONFIG_USB_GADGET_DOWNLOAD
340#define CONFIG_G_DNL_VENDOR_NUM 0x1f3a
341#define CONFIG_G_DNL_PRODUCT_NUM 0x1010
342#define CONFIG_G_DNL_MANUFACTURER "Allwinner Technology"
343#endif
344
2a909c5f
SS
345#ifdef CONFIG_USB_FUNCTION_DFU
346#define CONFIG_CMD_DFU
347#define CONFIG_DFU_RAM
348#endif
349
b21144eb
PK
350#ifdef CONFIG_USB_FUNCTION_FASTBOOT
351#define CONFIG_CMD_FASTBOOT
352#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
353#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
bac83fb0 354#define CONFIG_ANDROID_BOOT_IMAGE
b21144eb
PK
355
356#define CONFIG_FASTBOOT_FLASH
44c79879
MR
357
358#ifdef CONFIG_MMC
b21144eb
PK
359#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
360#define CONFIG_EFI_PARTITION
361#endif
44c79879 362#endif
b21144eb
PK
363
364#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
365#define CONFIG_CMD_USB_MASS_STORAGE
366#endif
367
86b49093
HG
368#ifdef CONFIG_USB_KEYBOARD
369#define CONFIG_CONSOLE_MUX
370#define CONFIG_PREBOOT
371#define CONFIG_SYS_STDIO_DEREGISTER
eab9433a 372#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
86b49093
HG
373#endif
374
cba69eee
IC
375#if !defined CONFIG_ENV_IS_IN_MMC && \
376 !defined CONFIG_ENV_IS_IN_NAND && \
377 !defined CONFIG_ENV_IS_IN_FAT && \
378 !defined CONFIG_ENV_IS_IN_SPI_FLASH
379#define CONFIG_ENV_IS_NOWHERE
380#endif
381
b41d7d05 382#define CONFIG_MISC_INIT_R
7f2c521f 383#define CONFIG_SYS_CONSOLE_IS_IN_ENV
b41d7d05 384
cba69eee
IC
385#ifndef CONFIG_SPL_BUILD
386#include <config_distro_defaults.h>
2ec3a612 387
a7925078
SS
388/* Enable pre-console buffer to get complete log on the VGA console */
389#define CONFIG_PRE_CONSOLE_BUFFER
a8552c7c 390#define CONFIG_PRE_CON_BUF_SZ 4096 /* Aprox 2 80*25 screens */
a7925078 391
8c95c556 392/*
5c965ed9 393 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
8c95c556
HG
394 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
395 * 1M script, 1M pxe and the ramdisk at the end.
396 */
2a909c5f
SS
397
398#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
399#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
400#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
401#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
402#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
403
846e3254 404#define MEM_LAYOUT_ENV_SETTINGS \
5c965ed9 405 "bootm_size=0xa000000\0" \
2a909c5f
SS
406 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
407 "fdt_addr_r=" FDT_ADDR_R "\0" \
408 "scriptaddr=" SCRIPT_ADDR_R "\0" \
409 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
410 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
411
412#define DFU_ALT_INFO_RAM \
413 "dfu_alt_info_ram=" \
414 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
415 "fdt ram " FDT_ADDR_R " 0x100000;" \
416 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
846e3254 417
41f8e9f5
CYT
418#ifdef CONFIG_MMC
419#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
5a37a400
KM
420#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
421#define BOOT_TARGET_DEVICES_MMC_EXTRA(func) func(MMC, mmc, 1)
422#else
423#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
424#endif
41f8e9f5
CYT
425#else
426#define BOOT_TARGET_DEVICES_MMC(func)
5a37a400 427#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
41f8e9f5
CYT
428#endif
429
2ec3a612
HG
430#ifdef CONFIG_AHCI
431#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
432#else
433#define BOOT_TARGET_DEVICES_SCSI(func)
434#endif
435
2582ca0d 436#ifdef CONFIG_USB_STORAGE
859b3f14
CYT
437#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
438#else
439#define BOOT_TARGET_DEVICES_USB(func)
440#endif
441
f3b589c0
BN
442/* FEL boot support, auto-execute boot.scr if a script address was provided */
443#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
444 "bootcmd_fel=" \
445 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
446 "echo '(FEL boot)'; " \
447 "source ${fel_scriptaddr}; " \
448 "fi\0"
449#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
450 "fel "
451
2ec3a612 452#define BOOT_TARGET_DEVICES(func) \
f3b589c0 453 func(FEL, fel, na) \
41f8e9f5 454 BOOT_TARGET_DEVICES_MMC(func) \
5a37a400 455 BOOT_TARGET_DEVICES_MMC_EXTRA(func) \
2ec3a612 456 BOOT_TARGET_DEVICES_SCSI(func) \
859b3f14 457 BOOT_TARGET_DEVICES_USB(func) \
2ec3a612
HG
458 func(PXE, pxe, na) \
459 func(DHCP, dhcp, na)
460
3b824025
HG
461#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
462#define BOOTCMD_SUNXI_COMPAT \
463 "bootcmd_sunxi_compat=" \
464 "setenv root /dev/mmcblk0p3 rootwait; " \
465 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
466 "echo Loaded environment from uEnv.txt; " \
467 "env import -t 0x44000000 ${filesize}; " \
468 "fi; " \
469 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
470 "ext2load mmc 0 0x43000000 script.bin && " \
471 "ext2load mmc 0 0x48000000 uImage && " \
472 "bootm 0x48000000\0"
473#else
474#define BOOTCMD_SUNXI_COMPAT
475#endif
476
2ec3a612
HG
477#include <config_distro_bootcmd.h>
478
86b49093
HG
479#ifdef CONFIG_USB_KEYBOARD
480#define CONSOLE_STDIN_SETTINGS \
481 "preboot=usb start\0" \
482 "stdin=serial,usbkbd\0"
483#else
7f2c521f
LV
484#define CONSOLE_STDIN_SETTINGS \
485 "stdin=serial\0"
86b49093 486#endif
7f2c521f
LV
487
488#ifdef CONFIG_VIDEO
489#define CONSOLE_STDOUT_SETTINGS \
490 "stdout=serial,vga\0" \
491 "stderr=serial,vga\0"
492#else
493#define CONSOLE_STDOUT_SETTINGS \
494 "stdout=serial\0" \
495 "stderr=serial\0"
496#endif
497
498#define CONSOLE_ENV_SETTINGS \
499 CONSOLE_STDIN_SETTINGS \
500 CONSOLE_STDOUT_SETTINGS
501
2ec3a612 502#define CONFIG_EXTRA_ENV_SETTINGS \
7f2c521f 503 CONSOLE_ENV_SETTINGS \
846e3254 504 MEM_LAYOUT_ENV_SETTINGS \
2a909c5f 505 DFU_ALT_INFO_RAM \
25acd33f 506 "fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
846e3254 507 "console=ttyS0,115200\0" \
3b824025 508 BOOTCMD_SUNXI_COMPAT \
2ec3a612
HG
509 BOOTENV
510
511#else /* ifndef CONFIG_SPL_BUILD */
512#define CONFIG_EXTRA_ENV_SETTINGS
cba69eee
IC
513#endif
514
515#endif /* _SUNXI_COMMON_CONFIG_H */