]> git.ipfire.org Git - thirdparty/gcc.git/blame - include/xtensa-config.h
COPYING_v3: New file.
[thirdparty/gcc.git] / include / xtensa-config.h
CommitLineData
03984308 1/* Xtensa configuration settings.
fbee3d21
BW
2 Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006
3 Free Software Foundation, Inc.
03984308
BW
4 Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
5
6c2e8d1c
BW
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
10
11 This program is distributed in the hope that it will be useful, but
12 WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
d6d47ea0 18 Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
03984308
BW
19
20#ifndef XTENSA_CONFIG_H
21#define XTENSA_CONFIG_H
22
6c2e8d1c
BW
23/* The macros defined here match those with the same names in the Xtensa
24 compile-time HAL (Hardware Abstraction Layer). Please refer to the
25 Xtensa System Software Reference Manual for documentation of these
26 macros. */
27
b31185fe 28#undef XCHAL_HAVE_BE
03984308 29#define XCHAL_HAVE_BE 1
b31185fe
BW
30
31#undef XCHAL_HAVE_DENSITY
03984308 32#define XCHAL_HAVE_DENSITY 1
b31185fe
BW
33
34#undef XCHAL_HAVE_CONST16
f42f5a1b 35#define XCHAL_HAVE_CONST16 0
b31185fe
BW
36
37#undef XCHAL_HAVE_ABS
6c2e8d1c 38#define XCHAL_HAVE_ABS 1
b31185fe
BW
39
40#undef XCHAL_HAVE_ADDX
6c2e8d1c 41#define XCHAL_HAVE_ADDX 1
b31185fe
BW
42
43#undef XCHAL_HAVE_L32R
f42f5a1b 44#define XCHAL_HAVE_L32R 1
b31185fe 45
530f5331
BW
46#undef XSHAL_USE_ABSOLUTE_LITERALS
47#define XSHAL_USE_ABSOLUTE_LITERALS 0
48
b31185fe 49#undef XCHAL_HAVE_MAC16
03984308 50#define XCHAL_HAVE_MAC16 0
b31185fe
BW
51
52#undef XCHAL_HAVE_MUL16
03984308 53#define XCHAL_HAVE_MUL16 0
b31185fe
BW
54
55#undef XCHAL_HAVE_MUL32
03984308 56#define XCHAL_HAVE_MUL32 0
b31185fe 57
134c8a50
BW
58#undef XCHAL_HAVE_MUL32_HIGH
59#define XCHAL_HAVE_MUL32_HIGH 0
60
b31185fe 61#undef XCHAL_HAVE_DIV32
03984308 62#define XCHAL_HAVE_DIV32 0
b31185fe
BW
63
64#undef XCHAL_HAVE_NSA
03984308 65#define XCHAL_HAVE_NSA 1
b31185fe
BW
66
67#undef XCHAL_HAVE_MINMAX
03984308 68#define XCHAL_HAVE_MINMAX 0
b31185fe
BW
69
70#undef XCHAL_HAVE_SEXT
03984308 71#define XCHAL_HAVE_SEXT 0
b31185fe
BW
72
73#undef XCHAL_HAVE_LOOPS
e2fb85da 74#define XCHAL_HAVE_LOOPS 1
b31185fe
BW
75
76#undef XCHAL_HAVE_BOOLEANS
03984308 77#define XCHAL_HAVE_BOOLEANS 0
b31185fe
BW
78
79#undef XCHAL_HAVE_FP
03984308 80#define XCHAL_HAVE_FP 0
b31185fe
BW
81
82#undef XCHAL_HAVE_FP_DIV
03984308 83#define XCHAL_HAVE_FP_DIV 0
b31185fe
BW
84
85#undef XCHAL_HAVE_FP_RECIP
03984308 86#define XCHAL_HAVE_FP_RECIP 0
b31185fe
BW
87
88#undef XCHAL_HAVE_FP_SQRT
03984308 89#define XCHAL_HAVE_FP_SQRT 0
b31185fe
BW
90
91#undef XCHAL_HAVE_FP_RSQRT
03984308 92#define XCHAL_HAVE_FP_RSQRT 0
b31185fe
BW
93
94#undef XCHAL_HAVE_WINDOWED
e677f70c 95#define XCHAL_HAVE_WINDOWED 1
03984308 96
4fb358b8
BW
97#undef XCHAL_HAVE_WIDE_BRANCHES
98#define XCHAL_HAVE_WIDE_BRANCHES 0
99
530f5331
BW
100#undef XCHAL_HAVE_PREDICTED_BRANCHES
101#define XCHAL_HAVE_PREDICTED_BRANCHES 0
102
b31185fe
BW
103
104#undef XCHAL_ICACHE_SIZE
03984308 105#define XCHAL_ICACHE_SIZE 8192
b31185fe
BW
106
107#undef XCHAL_DCACHE_SIZE
03984308 108#define XCHAL_DCACHE_SIZE 8192
b31185fe
BW
109
110#undef XCHAL_ICACHE_LINESIZE
03984308 111#define XCHAL_ICACHE_LINESIZE 16
b31185fe
BW
112
113#undef XCHAL_DCACHE_LINESIZE
03984308 114#define XCHAL_DCACHE_LINESIZE 16
b31185fe
BW
115
116#undef XCHAL_ICACHE_LINEWIDTH
03984308 117#define XCHAL_ICACHE_LINEWIDTH 4
b31185fe
BW
118
119#undef XCHAL_DCACHE_LINEWIDTH
03984308 120#define XCHAL_DCACHE_LINEWIDTH 4
b31185fe
BW
121
122#undef XCHAL_DCACHE_IS_WRITEBACK
03984308
BW
123#define XCHAL_DCACHE_IS_WRITEBACK 0
124
b31185fe
BW
125
126#undef XCHAL_HAVE_MMU
03984308 127#define XCHAL_HAVE_MMU 1
b31185fe
BW
128
129#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
03984308
BW
130#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
131
b31185fe
BW
132
133#undef XCHAL_HAVE_DEBUG
e677f70c 134#define XCHAL_HAVE_DEBUG 1
b31185fe
BW
135
136#undef XCHAL_NUM_IBREAK
e677f70c 137#define XCHAL_NUM_IBREAK 2
b31185fe
BW
138
139#undef XCHAL_NUM_DBREAK
e677f70c 140#define XCHAL_NUM_DBREAK 2
b31185fe
BW
141
142#undef XCHAL_DEBUGLEVEL
e677f70c
BW
143#define XCHAL_DEBUGLEVEL 4
144
b31185fe 145
530f5331
BW
146#undef XCHAL_INST_FETCH_WIDTH
147#define XCHAL_INST_FETCH_WIDTH 4
e677f70c 148
fbee3d21
BW
149
150#undef XSHAL_ABI
151#undef XTHAL_ABI_WINDOWED
152#undef XTHAL_ABI_CALL0
153#define XSHAL_ABI XTHAL_ABI_WINDOWED
154#define XTHAL_ABI_WINDOWED 0
155#define XTHAL_ABI_CALL0 1
156
03984308 157#endif /* !XTENSA_CONFIG_H */