]> git.ipfire.org Git - thirdparty/gcc.git/blame - libstdc++-v3/include/ext/atomicity.h
Fix ODR violations in code using <ext/atomicity.h>
[thirdparty/gcc.git] / libstdc++-v3 / include / ext / atomicity.h
CommitLineData
72de368c 1// Support for atomic operations -*- C++ -*-
94540c6b 2
fbd26352 3// Copyright (C) 2004-2019 Free Software Foundation, Inc.
94540c6b 4//
5// This file is part of the GNU ISO C++ Library. This library is free
6// software; you can redistribute it and/or modify it under the
7// terms of the GNU General Public License as published by the
6bc9506f 8// Free Software Foundation; either version 3, or (at your option)
94540c6b 9// any later version.
10
11// This library is distributed in the hope that it will be useful,
12// but WITHOUT ANY WARRANTY; without even the implied warranty of
13// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14// GNU General Public License for more details.
15
6bc9506f 16// Under Section 7 of GPL version 3, you are granted additional
17// permissions described in the GCC Runtime Library Exception, version
18// 3.1, as published by the Free Software Foundation.
94540c6b 19
6bc9506f 20// You should have received a copy of the GNU General Public License and
21// a copy of the GCC Runtime Library Exception along with this program;
22// see the files COPYING3 and COPYING.RUNTIME respectively. If not, see
23// <http://www.gnu.org/licenses/>.
94540c6b 24
5846aeac 25/** @file ext/atomicity.h
26 * This file is a GNU extension to the Standard C++ Library.
b2a66747 27 */
28
94540c6b 29#ifndef _GLIBCXX_ATOMICITY_H
30#define _GLIBCXX_ATOMICITY_H 1
31
a440362f 32#pragma GCC system_header
33
1069247d 34#include <bits/c++config.h>
c360b175 35#include <bits/gthr.h>
94540c6b 36#include <bits/atomic_word.h>
1069247d 37
2948dd21 38namespace __gnu_cxx _GLIBCXX_VISIBILITY(default)
39{
40_GLIBCXX_BEGIN_NAMESPACE_VERSION
1069247d 41
72de368c 42 // Functions for portable atomic access.
fa826926 43 // To abstract locking primitives across all thread policies, use:
72de368c 44 // __exchange_and_add_dispatch
45 // __atomic_add_dispatch
06bc5cca 46#ifdef _GLIBCXX_ATOMIC_BUILTINS
05677e66 47 inline _Atomic_word
48 __attribute__((__always_inline__))
6b1464a3 49 __exchange_and_add(volatile _Atomic_word* __mem, int __val)
ec9b7e8a 50 { return __atomic_fetch_add(__mem, __val, __ATOMIC_ACQ_REL); }
6b1464a3 51
05677e66 52 inline void
53 __attribute__((__always_inline__))
6b1464a3 54 __atomic_add(volatile _Atomic_word* __mem, int __val)
ec9b7e8a 55 { __atomic_fetch_add(__mem, __val, __ATOMIC_ACQ_REL); }
6b1464a3 56#else
c360b175 57 _Atomic_word
e49af22b 58 __exchange_and_add(volatile _Atomic_word*, int) throw ();
94540c6b 59
60 void
e49af22b 61 __atomic_add(volatile _Atomic_word*, int) throw ();
6b1464a3 62#endif
aa475990 63
05677e66 64 inline _Atomic_word
65 __attribute__((__always_inline__))
cce6f477 66 __exchange_and_add_single(_Atomic_word* __mem, int __val)
c360b175 67 {
68 _Atomic_word __result = *__mem;
69 *__mem += __val;
70 return __result;
71 }
72
05677e66 73 inline void
74 __attribute__((__always_inline__))
cce6f477 75 __atomic_add_single(_Atomic_word* __mem, int __val)
c360b175 76 { *__mem += __val; }
77
05677e66 78 inline _Atomic_word
79 __attribute__ ((__always_inline__))
cce6f477 80 __exchange_and_add_dispatch(_Atomic_word* __mem, int __val)
c360b175 81 {
82#ifdef __GTHREADS
c360b175 83 if (__gthread_active_p())
3ba82d60 84 return __exchange_and_add(__mem, __val);
c360b175 85#endif
05677e66 86 return __exchange_and_add_single(__mem, __val);
c360b175 87 }
88
05677e66 89 inline void
90 __attribute__ ((__always_inline__))
cce6f477 91 __atomic_add_dispatch(_Atomic_word* __mem, int __val)
c360b175 92 {
93#ifdef __GTHREADS
c360b175 94 if (__gthread_active_p())
3ba82d60 95 __atomic_add(__mem, __val);
c360b175 96#endif
05677e66 97 __atomic_add_single(__mem, __val);
c360b175 98 }
99
2948dd21 100_GLIBCXX_END_NAMESPACE_VERSION
101} // namespace
94540c6b 102
cce6f477 103// Even if the CPU doesn't need a memory barrier, we need to ensure
104// that the compiler doesn't reorder memory accesses across the
105// barriers.
2ca3d426 106#ifndef _GLIBCXX_READ_MEM_BARRIER
60be3999 107#define _GLIBCXX_READ_MEM_BARRIER __atomic_thread_fence (__ATOMIC_ACQUIRE)
2ca3d426 108#endif
109#ifndef _GLIBCXX_WRITE_MEM_BARRIER
60be3999 110#define _GLIBCXX_WRITE_MEM_BARRIER __atomic_thread_fence (__ATOMIC_RELEASE)
2ca3d426 111#endif
112
94540c6b 113#endif