]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/sparc/sparc32/sparcv9/fpu/multiarch/s_ceil-vis3.S
Update copyright dates with scripts/update-copyrights.
[thirdparty/glibc.git] / sysdeps / sparc / sparc32 / sparcv9 / fpu / multiarch / s_ceil-vis3.S
CommitLineData
559398ab 1/* ceil function, sparc32 v9 vis3 version.
b168057a 2 Copyright (C) 2012-2015 Free Software Foundation, Inc.
559398ab
DM
3 This file is part of the GNU C Library.
4 Contributed by David S. Miller <davem@davemloft.net>, 2012.
5
6 The GNU C Library is free software; you can redistribute it and/or
7 modify it under the terms of the GNU Lesser General Public
8 License as published by the Free Software Foundation; either
9 version 2.1 of the License, or (at your option) any later version.
10
11 The GNU C Library is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 Lesser General Public License for more details.
15
16 You should have received a copy of the GNU Lesser General Public
17 License along with the GNU C Library; if not, see
18 <http://www.gnu.org/licenses/>. */
19
20#include <sysdep.h>
21
8b954ab9
DM
22 /* 'siam' (Set Interval Arithmetic Mode) is used to quickly override
23 the rounding mode during this routine.
559398ab
DM
24
25 We add then subtract (or subtract than add if the initial
26 value was negative) 2**23 to the value, then subtract it
27 back out.
28
8b954ab9
DM
29 This will clear out the fractional portion of the value and,
30 with suitable 'siam' initiated rouding mode settings, round
31 the final result in the proper direction.
559398ab 32
8b954ab9
DM
33 We also use VIS3 moves to avoid using the stack to transfer
34 values between float and integer registers. */
559398ab
DM
35
36#define TWO_FIFTYTWO 0x43300000 /* 2**52 */
559398ab
DM
37
38#define ZERO %f10 /* 0.0 */
39#define SIGN_BIT %f12 /* -0.0 */
40
41ENTRY (__ceil_vis3)
42 sethi %hi(TWO_FIFTYTWO), %o2
43 sllx %o0, 32, %o0
8b954ab9 44 sllx %o2, 32, %o2
559398ab
DM
45 or %o0, %o1, %o0
46 movxtod %o0, %f0
559398ab 47 fzero ZERO
559398ab 48 fnegd ZERO, SIGN_BIT
559398ab
DM
49 movxtod %o2, %f16
50 fabsd %f0, %f14
559398ab 51 fcmpd %fcc3, %f14, %f16
559398ab
DM
52 fmovduge %fcc3, ZERO, %f16
53 fand %f0, SIGN_BIT, SIGN_BIT
559398ab 54 for %f16, SIGN_BIT, %f16
8b954ab9 55 siam (1 << 2) | 2
559398ab 56 faddd %f0, %f16, %f18
8b954ab9 57 siam (1 << 2) | 0
559398ab 58 fsubd %f18, %f16, %f18
8b954ab9 59 siam (0 << 2)
559398ab 60 retl
8b954ab9 61 for %f18, SIGN_BIT, %f0
559398ab 62END (__ceil_vis3)