]>
Commit | Line | Data |
---|---|---|
1 | /* Subroutines for insn-output.c for Tensilica's Xtensa architecture. | |
2 | Copyright (C) 2001-2017 Free Software Foundation, Inc. | |
3 | Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica. | |
4 | ||
5 | This file is part of GCC. | |
6 | ||
7 | GCC is free software; you can redistribute it and/or modify it under | |
8 | the terms of the GNU General Public License as published by the Free | |
9 | Software Foundation; either version 3, or (at your option) any later | |
10 | version. | |
11 | ||
12 | GCC is distributed in the hope that it will be useful, but WITHOUT ANY | |
13 | WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
15 | for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with GCC; see the file COPYING3. If not see | |
19 | <http://www.gnu.org/licenses/>. */ | |
20 | ||
21 | #include "config.h" | |
22 | #include "system.h" | |
23 | #include "coretypes.h" | |
24 | #include "backend.h" | |
25 | #include "target.h" | |
26 | #include "rtl.h" | |
27 | #include "tree.h" | |
28 | #include "gimple.h" | |
29 | #include "cfghooks.h" | |
30 | #include "df.h" | |
31 | #include "memmodel.h" | |
32 | #include "tm_p.h" | |
33 | #include "stringpool.h" | |
34 | #include "attribs.h" | |
35 | #include "optabs.h" | |
36 | #include "regs.h" | |
37 | #include "emit-rtl.h" | |
38 | #include "recog.h" | |
39 | #include "diagnostic-core.h" | |
40 | #include "cfgrtl.h" | |
41 | #include "output.h" | |
42 | #include "fold-const.h" | |
43 | #include "stor-layout.h" | |
44 | #include "calls.h" | |
45 | #include "varasm.h" | |
46 | #include "alias.h" | |
47 | #include "explow.h" | |
48 | #include "expr.h" | |
49 | #include "reload.h" | |
50 | #include "langhooks.h" | |
51 | #include "gimplify.h" | |
52 | #include "builtins.h" | |
53 | #include "dumpfile.h" | |
54 | #include "hw-doloop.h" | |
55 | #include "rtl-iter.h" | |
56 | ||
57 | /* This file should be included last. */ | |
58 | #include "target-def.h" | |
59 | ||
60 | /* Enumeration for all of the relational tests, so that we can build | |
61 | arrays indexed by the test type, and not worry about the order | |
62 | of EQ, NE, etc. */ | |
63 | ||
64 | enum internal_test | |
65 | { | |
66 | ITEST_EQ, | |
67 | ITEST_NE, | |
68 | ITEST_GT, | |
69 | ITEST_GE, | |
70 | ITEST_LT, | |
71 | ITEST_LE, | |
72 | ITEST_GTU, | |
73 | ITEST_GEU, | |
74 | ITEST_LTU, | |
75 | ITEST_LEU, | |
76 | ITEST_MAX | |
77 | }; | |
78 | ||
79 | /* Array giving truth value on whether or not a given hard register | |
80 | can support a given mode. */ | |
81 | static char xtensa_hard_regno_mode_ok_p | |
82 | [(int) MAX_MACHINE_MODE][FIRST_PSEUDO_REGISTER]; | |
83 | ||
84 | /* Largest block move to handle in-line. */ | |
85 | #define LARGEST_MOVE_RATIO 15 | |
86 | ||
87 | /* Define the structure for the machine field in struct function. */ | |
88 | struct GTY(()) machine_function | |
89 | { | |
90 | int accesses_prev_frame; | |
91 | bool need_a7_copy; | |
92 | bool vararg_a7; | |
93 | rtx vararg_a7_copy; | |
94 | rtx_insn *set_frame_ptr_insn; | |
95 | /* Current frame size calculated by compute_frame_size. */ | |
96 | unsigned current_frame_size; | |
97 | /* Callee-save area size in the current frame calculated by | |
98 | compute_frame_size. */ | |
99 | int callee_save_size; | |
100 | bool frame_laid_out; | |
101 | bool epilogue_done; | |
102 | }; | |
103 | ||
104 | /* Vector, indexed by hard register number, which contains 1 for a | |
105 | register that is allowable in a candidate for leaf function | |
106 | treatment. */ | |
107 | ||
108 | const char xtensa_leaf_regs[FIRST_PSEUDO_REGISTER] = | |
109 | { | |
110 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | |
111 | 1, 1, 1, | |
112 | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | |
113 | 1 | |
114 | }; | |
115 | ||
116 | static void xtensa_option_override (void); | |
117 | static enum internal_test map_test_to_internal_test (enum rtx_code); | |
118 | static rtx gen_int_relational (enum rtx_code, rtx, rtx, int *); | |
119 | static rtx gen_float_relational (enum rtx_code, rtx, rtx); | |
120 | static rtx gen_conditional_move (enum rtx_code, machine_mode, rtx, rtx); | |
121 | static rtx fixup_subreg_mem (rtx); | |
122 | static struct machine_function * xtensa_init_machine_status (void); | |
123 | static rtx xtensa_legitimize_tls_address (rtx); | |
124 | static rtx xtensa_legitimize_address (rtx, rtx, machine_mode); | |
125 | static bool xtensa_mode_dependent_address_p (const_rtx, addr_space_t); | |
126 | static bool xtensa_return_in_msb (const_tree); | |
127 | static void printx (FILE *, signed int); | |
128 | static rtx xtensa_builtin_saveregs (void); | |
129 | static bool xtensa_legitimate_address_p (machine_mode, rtx, bool); | |
130 | static unsigned int xtensa_multibss_section_type_flags (tree, const char *, | |
131 | int) ATTRIBUTE_UNUSED; | |
132 | static section *xtensa_select_rtx_section (machine_mode, rtx, | |
133 | unsigned HOST_WIDE_INT); | |
134 | static bool xtensa_rtx_costs (rtx, machine_mode, int, int, int *, bool); | |
135 | static int xtensa_register_move_cost (machine_mode, reg_class_t, | |
136 | reg_class_t); | |
137 | static int xtensa_memory_move_cost (machine_mode, reg_class_t, bool); | |
138 | static tree xtensa_build_builtin_va_list (void); | |
139 | static bool xtensa_return_in_memory (const_tree, const_tree); | |
140 | static tree xtensa_gimplify_va_arg_expr (tree, tree, gimple_seq *, | |
141 | gimple_seq *); | |
142 | static void xtensa_function_arg_advance (cumulative_args_t, machine_mode, | |
143 | const_tree, bool); | |
144 | static rtx xtensa_function_arg (cumulative_args_t, machine_mode, | |
145 | const_tree, bool); | |
146 | static rtx xtensa_function_incoming_arg (cumulative_args_t, | |
147 | machine_mode, const_tree, bool); | |
148 | static rtx xtensa_function_value (const_tree, const_tree, bool); | |
149 | static rtx xtensa_libcall_value (machine_mode, const_rtx); | |
150 | static bool xtensa_function_value_regno_p (const unsigned int); | |
151 | static unsigned int xtensa_function_arg_boundary (machine_mode, | |
152 | const_tree); | |
153 | static void xtensa_init_builtins (void); | |
154 | static tree xtensa_fold_builtin (tree, int, tree *, bool); | |
155 | static rtx xtensa_expand_builtin (tree, rtx, rtx, machine_mode, int); | |
156 | static void xtensa_va_start (tree, rtx); | |
157 | static bool xtensa_frame_pointer_required (void); | |
158 | static rtx xtensa_static_chain (const_tree, bool); | |
159 | static void xtensa_asm_trampoline_template (FILE *); | |
160 | static void xtensa_trampoline_init (rtx, tree, rtx); | |
161 | static bool xtensa_output_addr_const_extra (FILE *, rtx); | |
162 | static bool xtensa_cannot_force_const_mem (machine_mode, rtx); | |
163 | ||
164 | static reg_class_t xtensa_preferred_reload_class (rtx, reg_class_t); | |
165 | static reg_class_t xtensa_preferred_output_reload_class (rtx, reg_class_t); | |
166 | static reg_class_t xtensa_secondary_reload (bool, rtx, reg_class_t, | |
167 | machine_mode, | |
168 | struct secondary_reload_info *); | |
169 | ||
170 | static bool constantpool_address_p (const_rtx addr); | |
171 | static bool xtensa_legitimate_constant_p (machine_mode, rtx); | |
172 | static void xtensa_reorg (void); | |
173 | static bool xtensa_can_use_doloop_p (const widest_int &, const widest_int &, | |
174 | unsigned int, bool); | |
175 | static const char *xtensa_invalid_within_doloop (const rtx_insn *); | |
176 | ||
177 | static bool xtensa_member_type_forces_blk (const_tree, | |
178 | machine_mode mode); | |
179 | ||
180 | static void xtensa_conditional_register_usage (void); | |
181 | static unsigned int xtensa_hard_regno_nregs (unsigned int, machine_mode); | |
182 | static bool xtensa_hard_regno_mode_ok (unsigned int, machine_mode); | |
183 | static bool xtensa_modes_tieable_p (machine_mode, machine_mode); | |
184 | static HOST_WIDE_INT xtensa_constant_alignment (const_tree, HOST_WIDE_INT); | |
185 | ||
186 | \f | |
187 | ||
188 | /* These hooks specify assembly directives for creating certain kinds | |
189 | of integer object. */ | |
190 | ||
191 | #undef TARGET_ASM_ALIGNED_SI_OP | |
192 | #define TARGET_ASM_ALIGNED_SI_OP "\t.word\t" | |
193 | ||
194 | #undef TARGET_ASM_SELECT_RTX_SECTION | |
195 | #define TARGET_ASM_SELECT_RTX_SECTION xtensa_select_rtx_section | |
196 | ||
197 | #undef TARGET_LEGITIMIZE_ADDRESS | |
198 | #define TARGET_LEGITIMIZE_ADDRESS xtensa_legitimize_address | |
199 | #undef TARGET_MODE_DEPENDENT_ADDRESS_P | |
200 | #define TARGET_MODE_DEPENDENT_ADDRESS_P xtensa_mode_dependent_address_p | |
201 | ||
202 | #undef TARGET_REGISTER_MOVE_COST | |
203 | #define TARGET_REGISTER_MOVE_COST xtensa_register_move_cost | |
204 | #undef TARGET_MEMORY_MOVE_COST | |
205 | #define TARGET_MEMORY_MOVE_COST xtensa_memory_move_cost | |
206 | #undef TARGET_RTX_COSTS | |
207 | #define TARGET_RTX_COSTS xtensa_rtx_costs | |
208 | #undef TARGET_ADDRESS_COST | |
209 | #define TARGET_ADDRESS_COST hook_int_rtx_mode_as_bool_0 | |
210 | ||
211 | #undef TARGET_MEMBER_TYPE_FORCES_BLK | |
212 | #define TARGET_MEMBER_TYPE_FORCES_BLK xtensa_member_type_forces_blk | |
213 | ||
214 | #undef TARGET_BUILD_BUILTIN_VA_LIST | |
215 | #define TARGET_BUILD_BUILTIN_VA_LIST xtensa_build_builtin_va_list | |
216 | ||
217 | #undef TARGET_EXPAND_BUILTIN_VA_START | |
218 | #define TARGET_EXPAND_BUILTIN_VA_START xtensa_va_start | |
219 | ||
220 | #undef TARGET_PROMOTE_FUNCTION_MODE | |
221 | #define TARGET_PROMOTE_FUNCTION_MODE default_promote_function_mode_always_promote | |
222 | #undef TARGET_PROMOTE_PROTOTYPES | |
223 | #define TARGET_PROMOTE_PROTOTYPES hook_bool_const_tree_true | |
224 | ||
225 | #undef TARGET_RETURN_IN_MEMORY | |
226 | #define TARGET_RETURN_IN_MEMORY xtensa_return_in_memory | |
227 | #undef TARGET_FUNCTION_VALUE | |
228 | #define TARGET_FUNCTION_VALUE xtensa_function_value | |
229 | #undef TARGET_LIBCALL_VALUE | |
230 | #define TARGET_LIBCALL_VALUE xtensa_libcall_value | |
231 | #undef TARGET_FUNCTION_VALUE_REGNO_P | |
232 | #define TARGET_FUNCTION_VALUE_REGNO_P xtensa_function_value_regno_p | |
233 | ||
234 | #undef TARGET_SPLIT_COMPLEX_ARG | |
235 | #define TARGET_SPLIT_COMPLEX_ARG hook_bool_const_tree_true | |
236 | #undef TARGET_MUST_PASS_IN_STACK | |
237 | #define TARGET_MUST_PASS_IN_STACK must_pass_in_stack_var_size | |
238 | #undef TARGET_FUNCTION_ARG_ADVANCE | |
239 | #define TARGET_FUNCTION_ARG_ADVANCE xtensa_function_arg_advance | |
240 | #undef TARGET_FUNCTION_ARG | |
241 | #define TARGET_FUNCTION_ARG xtensa_function_arg | |
242 | #undef TARGET_FUNCTION_INCOMING_ARG | |
243 | #define TARGET_FUNCTION_INCOMING_ARG xtensa_function_incoming_arg | |
244 | #undef TARGET_FUNCTION_ARG_BOUNDARY | |
245 | #define TARGET_FUNCTION_ARG_BOUNDARY xtensa_function_arg_boundary | |
246 | ||
247 | #undef TARGET_EXPAND_BUILTIN_SAVEREGS | |
248 | #define TARGET_EXPAND_BUILTIN_SAVEREGS xtensa_builtin_saveregs | |
249 | #undef TARGET_GIMPLIFY_VA_ARG_EXPR | |
250 | #define TARGET_GIMPLIFY_VA_ARG_EXPR xtensa_gimplify_va_arg_expr | |
251 | ||
252 | #undef TARGET_RETURN_IN_MSB | |
253 | #define TARGET_RETURN_IN_MSB xtensa_return_in_msb | |
254 | ||
255 | #undef TARGET_INIT_BUILTINS | |
256 | #define TARGET_INIT_BUILTINS xtensa_init_builtins | |
257 | #undef TARGET_FOLD_BUILTIN | |
258 | #define TARGET_FOLD_BUILTIN xtensa_fold_builtin | |
259 | #undef TARGET_EXPAND_BUILTIN | |
260 | #define TARGET_EXPAND_BUILTIN xtensa_expand_builtin | |
261 | ||
262 | #undef TARGET_PREFERRED_RELOAD_CLASS | |
263 | #define TARGET_PREFERRED_RELOAD_CLASS xtensa_preferred_reload_class | |
264 | #undef TARGET_PREFERRED_OUTPUT_RELOAD_CLASS | |
265 | #define TARGET_PREFERRED_OUTPUT_RELOAD_CLASS xtensa_preferred_output_reload_class | |
266 | ||
267 | #undef TARGET_SECONDARY_RELOAD | |
268 | #define TARGET_SECONDARY_RELOAD xtensa_secondary_reload | |
269 | ||
270 | #undef TARGET_HAVE_TLS | |
271 | #define TARGET_HAVE_TLS (TARGET_THREADPTR && HAVE_AS_TLS) | |
272 | ||
273 | #undef TARGET_CANNOT_FORCE_CONST_MEM | |
274 | #define TARGET_CANNOT_FORCE_CONST_MEM xtensa_cannot_force_const_mem | |
275 | ||
276 | #undef TARGET_LRA_P | |
277 | #define TARGET_LRA_P hook_bool_void_false | |
278 | ||
279 | #undef TARGET_LEGITIMATE_ADDRESS_P | |
280 | #define TARGET_LEGITIMATE_ADDRESS_P xtensa_legitimate_address_p | |
281 | ||
282 | #undef TARGET_FRAME_POINTER_REQUIRED | |
283 | #define TARGET_FRAME_POINTER_REQUIRED xtensa_frame_pointer_required | |
284 | ||
285 | #undef TARGET_STATIC_CHAIN | |
286 | #define TARGET_STATIC_CHAIN xtensa_static_chain | |
287 | #undef TARGET_ASM_TRAMPOLINE_TEMPLATE | |
288 | #define TARGET_ASM_TRAMPOLINE_TEMPLATE xtensa_asm_trampoline_template | |
289 | #undef TARGET_TRAMPOLINE_INIT | |
290 | #define TARGET_TRAMPOLINE_INIT xtensa_trampoline_init | |
291 | ||
292 | #undef TARGET_OPTION_OVERRIDE | |
293 | #define TARGET_OPTION_OVERRIDE xtensa_option_override | |
294 | ||
295 | #undef TARGET_ASM_OUTPUT_ADDR_CONST_EXTRA | |
296 | #define TARGET_ASM_OUTPUT_ADDR_CONST_EXTRA xtensa_output_addr_const_extra | |
297 | ||
298 | #undef TARGET_LEGITIMATE_CONSTANT_P | |
299 | #define TARGET_LEGITIMATE_CONSTANT_P xtensa_legitimate_constant_p | |
300 | ||
301 | #undef TARGET_MACHINE_DEPENDENT_REORG | |
302 | #define TARGET_MACHINE_DEPENDENT_REORG xtensa_reorg | |
303 | ||
304 | #undef TARGET_CAN_USE_DOLOOP_P | |
305 | #define TARGET_CAN_USE_DOLOOP_P xtensa_can_use_doloop_p | |
306 | ||
307 | #undef TARGET_INVALID_WITHIN_DOLOOP | |
308 | #define TARGET_INVALID_WITHIN_DOLOOP xtensa_invalid_within_doloop | |
309 | ||
310 | #undef TARGET_CONDITIONAL_REGISTER_USAGE | |
311 | #define TARGET_CONDITIONAL_REGISTER_USAGE xtensa_conditional_register_usage | |
312 | ||
313 | #undef TARGET_HARD_REGNO_NREGS | |
314 | #define TARGET_HARD_REGNO_NREGS xtensa_hard_regno_nregs | |
315 | #undef TARGET_HARD_REGNO_MODE_OK | |
316 | #define TARGET_HARD_REGNO_MODE_OK xtensa_hard_regno_mode_ok | |
317 | ||
318 | #undef TARGET_MODES_TIEABLE_P | |
319 | #define TARGET_MODES_TIEABLE_P xtensa_modes_tieable_p | |
320 | ||
321 | #undef TARGET_CONSTANT_ALIGNMENT | |
322 | #define TARGET_CONSTANT_ALIGNMENT xtensa_constant_alignment | |
323 | ||
324 | struct gcc_target targetm = TARGET_INITIALIZER; | |
325 | ||
326 | \f | |
327 | /* Functions to test Xtensa immediate operand validity. */ | |
328 | ||
329 | bool | |
330 | xtensa_simm8 (HOST_WIDE_INT v) | |
331 | { | |
332 | return v >= -128 && v <= 127; | |
333 | } | |
334 | ||
335 | ||
336 | bool | |
337 | xtensa_simm8x256 (HOST_WIDE_INT v) | |
338 | { | |
339 | return (v & 255) == 0 && (v >= -32768 && v <= 32512); | |
340 | } | |
341 | ||
342 | ||
343 | bool | |
344 | xtensa_simm12b (HOST_WIDE_INT v) | |
345 | { | |
346 | return v >= -2048 && v <= 2047; | |
347 | } | |
348 | ||
349 | ||
350 | static bool | |
351 | xtensa_uimm8 (HOST_WIDE_INT v) | |
352 | { | |
353 | return v >= 0 && v <= 255; | |
354 | } | |
355 | ||
356 | ||
357 | static bool | |
358 | xtensa_uimm8x2 (HOST_WIDE_INT v) | |
359 | { | |
360 | return (v & 1) == 0 && (v >= 0 && v <= 510); | |
361 | } | |
362 | ||
363 | ||
364 | static bool | |
365 | xtensa_uimm8x4 (HOST_WIDE_INT v) | |
366 | { | |
367 | return (v & 3) == 0 && (v >= 0 && v <= 1020); | |
368 | } | |
369 | ||
370 | ||
371 | static bool | |
372 | xtensa_b4const (HOST_WIDE_INT v) | |
373 | { | |
374 | switch (v) | |
375 | { | |
376 | case -1: | |
377 | case 1: | |
378 | case 2: | |
379 | case 3: | |
380 | case 4: | |
381 | case 5: | |
382 | case 6: | |
383 | case 7: | |
384 | case 8: | |
385 | case 10: | |
386 | case 12: | |
387 | case 16: | |
388 | case 32: | |
389 | case 64: | |
390 | case 128: | |
391 | case 256: | |
392 | return true; | |
393 | } | |
394 | return false; | |
395 | } | |
396 | ||
397 | ||
398 | bool | |
399 | xtensa_b4const_or_zero (HOST_WIDE_INT v) | |
400 | { | |
401 | if (v == 0) | |
402 | return true; | |
403 | return xtensa_b4const (v); | |
404 | } | |
405 | ||
406 | ||
407 | bool | |
408 | xtensa_b4constu (HOST_WIDE_INT v) | |
409 | { | |
410 | switch (v) | |
411 | { | |
412 | case 32768: | |
413 | case 65536: | |
414 | case 2: | |
415 | case 3: | |
416 | case 4: | |
417 | case 5: | |
418 | case 6: | |
419 | case 7: | |
420 | case 8: | |
421 | case 10: | |
422 | case 12: | |
423 | case 16: | |
424 | case 32: | |
425 | case 64: | |
426 | case 128: | |
427 | case 256: | |
428 | return true; | |
429 | } | |
430 | return false; | |
431 | } | |
432 | ||
433 | ||
434 | bool | |
435 | xtensa_mask_immediate (HOST_WIDE_INT v) | |
436 | { | |
437 | #define MAX_MASK_SIZE 16 | |
438 | int mask_size; | |
439 | ||
440 | for (mask_size = 1; mask_size <= MAX_MASK_SIZE; mask_size++) | |
441 | { | |
442 | if ((v & 1) == 0) | |
443 | return false; | |
444 | v = v >> 1; | |
445 | if (v == 0) | |
446 | return true; | |
447 | } | |
448 | ||
449 | return false; | |
450 | } | |
451 | ||
452 | ||
453 | /* This is just like the standard true_regnum() function except that it | |
454 | works even when reg_renumber is not initialized. */ | |
455 | ||
456 | int | |
457 | xt_true_regnum (rtx x) | |
458 | { | |
459 | if (GET_CODE (x) == REG) | |
460 | { | |
461 | if (reg_renumber | |
462 | && REGNO (x) >= FIRST_PSEUDO_REGISTER | |
463 | && reg_renumber[REGNO (x)] >= 0) | |
464 | return reg_renumber[REGNO (x)]; | |
465 | return REGNO (x); | |
466 | } | |
467 | if (GET_CODE (x) == SUBREG) | |
468 | { | |
469 | int base = xt_true_regnum (SUBREG_REG (x)); | |
470 | if (base >= 0 && base < FIRST_PSEUDO_REGISTER) | |
471 | return base + subreg_regno_offset (REGNO (SUBREG_REG (x)), | |
472 | GET_MODE (SUBREG_REG (x)), | |
473 | SUBREG_BYTE (x), GET_MODE (x)); | |
474 | } | |
475 | return -1; | |
476 | } | |
477 | ||
478 | ||
479 | int | |
480 | xtensa_valid_move (machine_mode mode, rtx *operands) | |
481 | { | |
482 | /* Either the destination or source must be a register, and the | |
483 | MAC16 accumulator doesn't count. */ | |
484 | ||
485 | if (register_operand (operands[0], mode)) | |
486 | { | |
487 | int dst_regnum = xt_true_regnum (operands[0]); | |
488 | ||
489 | if (xtensa_tls_referenced_p (operands[1])) | |
490 | return FALSE; | |
491 | ||
492 | /* The stack pointer can only be assigned with a MOVSP opcode. */ | |
493 | if (dst_regnum == STACK_POINTER_REGNUM) | |
494 | return !TARGET_WINDOWED_ABI | |
495 | || (mode == SImode | |
496 | && register_operand (operands[1], mode) | |
497 | && !ACC_REG_P (xt_true_regnum (operands[1]))); | |
498 | ||
499 | if (!ACC_REG_P (dst_regnum)) | |
500 | return true; | |
501 | } | |
502 | if (register_operand (operands[1], mode)) | |
503 | { | |
504 | int src_regnum = xt_true_regnum (operands[1]); | |
505 | if (!ACC_REG_P (src_regnum)) | |
506 | return true; | |
507 | } | |
508 | return FALSE; | |
509 | } | |
510 | ||
511 | ||
512 | int | |
513 | smalloffset_mem_p (rtx op) | |
514 | { | |
515 | if (GET_CODE (op) == MEM) | |
516 | { | |
517 | rtx addr = XEXP (op, 0); | |
518 | if (GET_CODE (addr) == REG) | |
519 | return BASE_REG_P (addr, 0); | |
520 | if (GET_CODE (addr) == PLUS) | |
521 | { | |
522 | rtx offset = XEXP (addr, 0); | |
523 | HOST_WIDE_INT val; | |
524 | if (GET_CODE (offset) != CONST_INT) | |
525 | offset = XEXP (addr, 1); | |
526 | if (GET_CODE (offset) != CONST_INT) | |
527 | return FALSE; | |
528 | ||
529 | val = INTVAL (offset); | |
530 | return (val & 3) == 0 && (val >= 0 && val <= 60); | |
531 | } | |
532 | } | |
533 | return FALSE; | |
534 | } | |
535 | ||
536 | ||
537 | static bool | |
538 | constantpool_address_p (const_rtx addr) | |
539 | { | |
540 | const_rtx sym = addr; | |
541 | ||
542 | if (GET_CODE (addr) == CONST) | |
543 | { | |
544 | rtx offset; | |
545 | ||
546 | /* Only handle (PLUS (SYM, OFFSET)) form. */ | |
547 | addr = XEXP (addr, 0); | |
548 | if (GET_CODE (addr) != PLUS) | |
549 | return false; | |
550 | ||
551 | /* Make sure the address is word aligned. */ | |
552 | offset = XEXP (addr, 1); | |
553 | if ((!CONST_INT_P (offset)) | |
554 | || ((INTVAL (offset) & 3) != 0)) | |
555 | return false; | |
556 | ||
557 | sym = XEXP (addr, 0); | |
558 | } | |
559 | ||
560 | if ((GET_CODE (sym) == SYMBOL_REF) | |
561 | && CONSTANT_POOL_ADDRESS_P (sym)) | |
562 | return true; | |
563 | return false; | |
564 | } | |
565 | ||
566 | ||
567 | int | |
568 | constantpool_mem_p (rtx op) | |
569 | { | |
570 | if (GET_CODE (op) == SUBREG) | |
571 | op = SUBREG_REG (op); | |
572 | if (GET_CODE (op) == MEM) | |
573 | return constantpool_address_p (XEXP (op, 0)); | |
574 | return FALSE; | |
575 | } | |
576 | ||
577 | ||
578 | /* Return TRUE if X is a thread-local symbol. */ | |
579 | ||
580 | static bool | |
581 | xtensa_tls_symbol_p (rtx x) | |
582 | { | |
583 | if (! TARGET_HAVE_TLS) | |
584 | return false; | |
585 | ||
586 | return GET_CODE (x) == SYMBOL_REF && SYMBOL_REF_TLS_MODEL (x) != 0; | |
587 | } | |
588 | ||
589 | ||
590 | void | |
591 | xtensa_extend_reg (rtx dst, rtx src) | |
592 | { | |
593 | rtx temp = gen_reg_rtx (SImode); | |
594 | rtx shift = GEN_INT (BITS_PER_WORD - GET_MODE_BITSIZE (GET_MODE (src))); | |
595 | ||
596 | /* Generate paradoxical subregs as needed so that the modes match. */ | |
597 | src = simplify_gen_subreg (SImode, src, GET_MODE (src), 0); | |
598 | dst = simplify_gen_subreg (SImode, dst, GET_MODE (dst), 0); | |
599 | ||
600 | emit_insn (gen_ashlsi3 (temp, src, shift)); | |
601 | emit_insn (gen_ashrsi3 (dst, temp, shift)); | |
602 | } | |
603 | ||
604 | ||
605 | bool | |
606 | xtensa_mem_offset (unsigned v, machine_mode mode) | |
607 | { | |
608 | switch (mode) | |
609 | { | |
610 | case E_BLKmode: | |
611 | /* Handle the worst case for block moves. See xtensa_expand_block_move | |
612 | where we emit an optimized block move operation if the block can be | |
613 | moved in < "move_ratio" pieces. The worst case is when the block is | |
614 | aligned but has a size of (3 mod 4) (does this happen?) so that the | |
615 | last piece requires a byte load/store. */ | |
616 | return (xtensa_uimm8 (v) | |
617 | && xtensa_uimm8 (v + MOVE_MAX * LARGEST_MOVE_RATIO)); | |
618 | ||
619 | case E_QImode: | |
620 | return xtensa_uimm8 (v); | |
621 | ||
622 | case E_HImode: | |
623 | return xtensa_uimm8x2 (v); | |
624 | ||
625 | case E_DImode: | |
626 | case E_DFmode: | |
627 | return (xtensa_uimm8x4 (v) && xtensa_uimm8x4 (v + 4)); | |
628 | ||
629 | default: | |
630 | break; | |
631 | } | |
632 | ||
633 | return xtensa_uimm8x4 (v); | |
634 | } | |
635 | ||
636 | ||
637 | /* Make normal rtx_code into something we can index from an array. */ | |
638 | ||
639 | static enum internal_test | |
640 | map_test_to_internal_test (enum rtx_code test_code) | |
641 | { | |
642 | enum internal_test test = ITEST_MAX; | |
643 | ||
644 | switch (test_code) | |
645 | { | |
646 | default: break; | |
647 | case EQ: test = ITEST_EQ; break; | |
648 | case NE: test = ITEST_NE; break; | |
649 | case GT: test = ITEST_GT; break; | |
650 | case GE: test = ITEST_GE; break; | |
651 | case LT: test = ITEST_LT; break; | |
652 | case LE: test = ITEST_LE; break; | |
653 | case GTU: test = ITEST_GTU; break; | |
654 | case GEU: test = ITEST_GEU; break; | |
655 | case LTU: test = ITEST_LTU; break; | |
656 | case LEU: test = ITEST_LEU; break; | |
657 | } | |
658 | ||
659 | return test; | |
660 | } | |
661 | ||
662 | ||
663 | /* Generate the code to compare two integer values. The return value is | |
664 | the comparison expression. */ | |
665 | ||
666 | static rtx | |
667 | gen_int_relational (enum rtx_code test_code, /* relational test (EQ, etc) */ | |
668 | rtx cmp0, /* first operand to compare */ | |
669 | rtx cmp1, /* second operand to compare */ | |
670 | int *p_invert /* whether branch needs to reverse test */) | |
671 | { | |
672 | struct cmp_info | |
673 | { | |
674 | enum rtx_code test_code; /* test code to use in insn */ | |
675 | bool (*const_range_p) (HOST_WIDE_INT); /* range check function */ | |
676 | int const_add; /* constant to add (convert LE -> LT) */ | |
677 | int reverse_regs; /* reverse registers in test */ | |
678 | int invert_const; /* != 0 if invert value if cmp1 is constant */ | |
679 | int invert_reg; /* != 0 if invert value if cmp1 is register */ | |
680 | int unsignedp; /* != 0 for unsigned comparisons. */ | |
681 | }; | |
682 | ||
683 | static struct cmp_info info[ (int)ITEST_MAX ] = { | |
684 | ||
685 | { EQ, xtensa_b4const_or_zero, 0, 0, 0, 0, 0 }, /* EQ */ | |
686 | { NE, xtensa_b4const_or_zero, 0, 0, 0, 0, 0 }, /* NE */ | |
687 | ||
688 | { LT, xtensa_b4const_or_zero, 1, 1, 1, 0, 0 }, /* GT */ | |
689 | { GE, xtensa_b4const_or_zero, 0, 0, 0, 0, 0 }, /* GE */ | |
690 | { LT, xtensa_b4const_or_zero, 0, 0, 0, 0, 0 }, /* LT */ | |
691 | { GE, xtensa_b4const_or_zero, 1, 1, 1, 0, 0 }, /* LE */ | |
692 | ||
693 | { LTU, xtensa_b4constu, 1, 1, 1, 0, 1 }, /* GTU */ | |
694 | { GEU, xtensa_b4constu, 0, 0, 0, 0, 1 }, /* GEU */ | |
695 | { LTU, xtensa_b4constu, 0, 0, 0, 0, 1 }, /* LTU */ | |
696 | { GEU, xtensa_b4constu, 1, 1, 1, 0, 1 }, /* LEU */ | |
697 | }; | |
698 | ||
699 | enum internal_test test; | |
700 | machine_mode mode; | |
701 | struct cmp_info *p_info; | |
702 | ||
703 | test = map_test_to_internal_test (test_code); | |
704 | gcc_assert (test != ITEST_MAX); | |
705 | ||
706 | p_info = &info[ (int)test ]; | |
707 | ||
708 | mode = GET_MODE (cmp0); | |
709 | if (mode == VOIDmode) | |
710 | mode = GET_MODE (cmp1); | |
711 | ||
712 | /* Make sure we can handle any constants given to us. */ | |
713 | if (GET_CODE (cmp1) == CONST_INT) | |
714 | { | |
715 | HOST_WIDE_INT value = INTVAL (cmp1); | |
716 | unsigned HOST_WIDE_INT uvalue = (unsigned HOST_WIDE_INT)value; | |
717 | ||
718 | /* if the immediate overflows or does not fit in the immediate field, | |
719 | spill it to a register */ | |
720 | ||
721 | if ((p_info->unsignedp ? | |
722 | (uvalue + p_info->const_add > uvalue) : | |
723 | (value + p_info->const_add > value)) != (p_info->const_add > 0)) | |
724 | { | |
725 | cmp1 = force_reg (mode, cmp1); | |
726 | } | |
727 | else if (!(p_info->const_range_p) (value + p_info->const_add)) | |
728 | { | |
729 | cmp1 = force_reg (mode, cmp1); | |
730 | } | |
731 | } | |
732 | else if ((GET_CODE (cmp1) != REG) && (GET_CODE (cmp1) != SUBREG)) | |
733 | { | |
734 | cmp1 = force_reg (mode, cmp1); | |
735 | } | |
736 | ||
737 | /* See if we need to invert the result. */ | |
738 | *p_invert = ((GET_CODE (cmp1) == CONST_INT) | |
739 | ? p_info->invert_const | |
740 | : p_info->invert_reg); | |
741 | ||
742 | /* Comparison to constants, may involve adding 1 to change a LT into LE. | |
743 | Comparison between two registers, may involve switching operands. */ | |
744 | if (GET_CODE (cmp1) == CONST_INT) | |
745 | { | |
746 | if (p_info->const_add != 0) | |
747 | cmp1 = GEN_INT (INTVAL (cmp1) + p_info->const_add); | |
748 | ||
749 | } | |
750 | else if (p_info->reverse_regs) | |
751 | { | |
752 | rtx temp = cmp0; | |
753 | cmp0 = cmp1; | |
754 | cmp1 = temp; | |
755 | } | |
756 | ||
757 | return gen_rtx_fmt_ee (p_info->test_code, VOIDmode, cmp0, cmp1); | |
758 | } | |
759 | ||
760 | ||
761 | /* Generate the code to compare two float values. The return value is | |
762 | the comparison expression. */ | |
763 | ||
764 | static rtx | |
765 | gen_float_relational (enum rtx_code test_code, /* relational test (EQ, etc) */ | |
766 | rtx cmp0, /* first operand to compare */ | |
767 | rtx cmp1 /* second operand to compare */) | |
768 | { | |
769 | rtx (*gen_fn) (rtx, rtx, rtx); | |
770 | rtx brtmp; | |
771 | int reverse_regs, invert; | |
772 | ||
773 | switch (test_code) | |
774 | { | |
775 | case EQ: reverse_regs = 0; invert = 0; gen_fn = gen_seq_sf; break; | |
776 | case NE: reverse_regs = 0; invert = 1; gen_fn = gen_seq_sf; break; | |
777 | case LE: reverse_regs = 0; invert = 0; gen_fn = gen_sle_sf; break; | |
778 | case GT: reverse_regs = 1; invert = 0; gen_fn = gen_slt_sf; break; | |
779 | case LT: reverse_regs = 0; invert = 0; gen_fn = gen_slt_sf; break; | |
780 | case GE: reverse_regs = 1; invert = 0; gen_fn = gen_sle_sf; break; | |
781 | case UNEQ: reverse_regs = 0; invert = 0; gen_fn = gen_suneq_sf; break; | |
782 | case LTGT: reverse_regs = 0; invert = 1; gen_fn = gen_suneq_sf; break; | |
783 | case UNLE: reverse_regs = 0; invert = 0; gen_fn = gen_sunle_sf; break; | |
784 | case UNGT: reverse_regs = 1; invert = 0; gen_fn = gen_sunlt_sf; break; | |
785 | case UNLT: reverse_regs = 0; invert = 0; gen_fn = gen_sunlt_sf; break; | |
786 | case UNGE: reverse_regs = 1; invert = 0; gen_fn = gen_sunle_sf; break; | |
787 | case UNORDERED: | |
788 | reverse_regs = 0; invert = 0; gen_fn = gen_sunordered_sf; break; | |
789 | case ORDERED: | |
790 | reverse_regs = 0; invert = 1; gen_fn = gen_sunordered_sf; break; | |
791 | default: | |
792 | fatal_insn ("bad test", gen_rtx_fmt_ee (test_code, VOIDmode, cmp0, cmp1)); | |
793 | reverse_regs = 0; invert = 0; gen_fn = 0; /* avoid compiler warnings */ | |
794 | } | |
795 | ||
796 | if (reverse_regs) | |
797 | { | |
798 | rtx temp = cmp0; | |
799 | cmp0 = cmp1; | |
800 | cmp1 = temp; | |
801 | } | |
802 | ||
803 | brtmp = gen_rtx_REG (CCmode, FPCC_REGNUM); | |
804 | emit_insn (gen_fn (brtmp, cmp0, cmp1)); | |
805 | ||
806 | return gen_rtx_fmt_ee (invert ? EQ : NE, VOIDmode, brtmp, const0_rtx); | |
807 | } | |
808 | ||
809 | ||
810 | void | |
811 | xtensa_expand_conditional_branch (rtx *operands, machine_mode mode) | |
812 | { | |
813 | enum rtx_code test_code = GET_CODE (operands[0]); | |
814 | rtx cmp0 = operands[1]; | |
815 | rtx cmp1 = operands[2]; | |
816 | rtx cmp; | |
817 | int invert; | |
818 | rtx label1, label2; | |
819 | ||
820 | switch (mode) | |
821 | { | |
822 | case E_DFmode: | |
823 | default: | |
824 | fatal_insn ("bad test", gen_rtx_fmt_ee (test_code, VOIDmode, cmp0, cmp1)); | |
825 | ||
826 | case E_SImode: | |
827 | invert = FALSE; | |
828 | cmp = gen_int_relational (test_code, cmp0, cmp1, &invert); | |
829 | break; | |
830 | ||
831 | case E_SFmode: | |
832 | if (!TARGET_HARD_FLOAT) | |
833 | fatal_insn ("bad test", gen_rtx_fmt_ee (test_code, VOIDmode, | |
834 | cmp0, cmp1)); | |
835 | invert = FALSE; | |
836 | cmp = gen_float_relational (test_code, cmp0, cmp1); | |
837 | break; | |
838 | } | |
839 | ||
840 | /* Generate the branch. */ | |
841 | ||
842 | label1 = gen_rtx_LABEL_REF (VOIDmode, operands[3]); | |
843 | label2 = pc_rtx; | |
844 | ||
845 | if (invert) | |
846 | { | |
847 | label2 = label1; | |
848 | label1 = pc_rtx; | |
849 | } | |
850 | ||
851 | emit_jump_insn (gen_rtx_SET (pc_rtx, | |
852 | gen_rtx_IF_THEN_ELSE (VOIDmode, cmp, | |
853 | label1, | |
854 | label2))); | |
855 | } | |
856 | ||
857 | ||
858 | static rtx | |
859 | gen_conditional_move (enum rtx_code code, machine_mode mode, | |
860 | rtx op0, rtx op1) | |
861 | { | |
862 | if (mode == SImode) | |
863 | { | |
864 | rtx cmp; | |
865 | ||
866 | /* Jump optimization calls get_condition() which canonicalizes | |
867 | comparisons like (GE x <const>) to (GT x <const-1>). | |
868 | Transform those comparisons back to GE, since that is the | |
869 | comparison supported in Xtensa. We shouldn't have to | |
870 | transform <LE x const> comparisons, because neither | |
871 | xtensa_expand_conditional_branch() nor get_condition() will | |
872 | produce them. */ | |
873 | ||
874 | if ((code == GT) && (op1 == constm1_rtx)) | |
875 | { | |
876 | code = GE; | |
877 | op1 = const0_rtx; | |
878 | } | |
879 | cmp = gen_rtx_fmt_ee (code, VOIDmode, cc0_rtx, const0_rtx); | |
880 | ||
881 | if (boolean_operator (cmp, VOIDmode)) | |
882 | { | |
883 | /* Swap the operands to make const0 second. */ | |
884 | if (op0 == const0_rtx) | |
885 | { | |
886 | op0 = op1; | |
887 | op1 = const0_rtx; | |
888 | } | |
889 | ||
890 | /* If not comparing against zero, emit a comparison (subtract). */ | |
891 | if (op1 != const0_rtx) | |
892 | { | |
893 | op0 = expand_binop (SImode, sub_optab, op0, op1, | |
894 | 0, 0, OPTAB_LIB_WIDEN); | |
895 | op1 = const0_rtx; | |
896 | } | |
897 | } | |
898 | else if (branch_operator (cmp, VOIDmode)) | |
899 | { | |
900 | /* Swap the operands to make const0 second. */ | |
901 | if (op0 == const0_rtx) | |
902 | { | |
903 | op0 = op1; | |
904 | op1 = const0_rtx; | |
905 | ||
906 | switch (code) | |
907 | { | |
908 | case LT: code = GE; break; | |
909 | case GE: code = LT; break; | |
910 | default: gcc_unreachable (); | |
911 | } | |
912 | } | |
913 | ||
914 | if (op1 != const0_rtx) | |
915 | return 0; | |
916 | } | |
917 | else | |
918 | return 0; | |
919 | ||
920 | return gen_rtx_fmt_ee (code, VOIDmode, op0, op1); | |
921 | } | |
922 | ||
923 | if (TARGET_HARD_FLOAT && mode == SFmode) | |
924 | return gen_float_relational (code, op0, op1); | |
925 | ||
926 | return 0; | |
927 | } | |
928 | ||
929 | ||
930 | int | |
931 | xtensa_expand_conditional_move (rtx *operands, int isflt) | |
932 | { | |
933 | rtx dest = operands[0]; | |
934 | rtx cmp = operands[1]; | |
935 | machine_mode cmp_mode = GET_MODE (XEXP (cmp, 0)); | |
936 | rtx (*gen_fn) (rtx, rtx, rtx, rtx, rtx); | |
937 | ||
938 | if (!(cmp = gen_conditional_move (GET_CODE (cmp), cmp_mode, | |
939 | XEXP (cmp, 0), XEXP (cmp, 1)))) | |
940 | return 0; | |
941 | ||
942 | if (isflt) | |
943 | gen_fn = (cmp_mode == SImode | |
944 | ? gen_movsfcc_internal0 | |
945 | : gen_movsfcc_internal1); | |
946 | else | |
947 | gen_fn = (cmp_mode == SImode | |
948 | ? gen_movsicc_internal0 | |
949 | : gen_movsicc_internal1); | |
950 | ||
951 | emit_insn (gen_fn (dest, XEXP (cmp, 0), operands[2], operands[3], cmp)); | |
952 | return 1; | |
953 | } | |
954 | ||
955 | ||
956 | int | |
957 | xtensa_expand_scc (rtx operands[4], machine_mode cmp_mode) | |
958 | { | |
959 | rtx dest = operands[0]; | |
960 | rtx cmp; | |
961 | rtx one_tmp, zero_tmp; | |
962 | rtx (*gen_fn) (rtx, rtx, rtx, rtx, rtx); | |
963 | ||
964 | if (!(cmp = gen_conditional_move (GET_CODE (operands[1]), cmp_mode, | |
965 | operands[2], operands[3]))) | |
966 | return 0; | |
967 | ||
968 | one_tmp = gen_reg_rtx (SImode); | |
969 | zero_tmp = gen_reg_rtx (SImode); | |
970 | emit_insn (gen_movsi (one_tmp, const_true_rtx)); | |
971 | emit_insn (gen_movsi (zero_tmp, const0_rtx)); | |
972 | ||
973 | gen_fn = (cmp_mode == SImode | |
974 | ? gen_movsicc_internal0 | |
975 | : gen_movsicc_internal1); | |
976 | emit_insn (gen_fn (dest, XEXP (cmp, 0), one_tmp, zero_tmp, cmp)); | |
977 | return 1; | |
978 | } | |
979 | ||
980 | ||
981 | /* Split OP[1] into OP[2,3] and likewise for OP[0] into OP[0,1]. MODE is | |
982 | for the output, i.e., the input operands are twice as big as MODE. */ | |
983 | ||
984 | void | |
985 | xtensa_split_operand_pair (rtx operands[4], machine_mode mode) | |
986 | { | |
987 | switch (GET_CODE (operands[1])) | |
988 | { | |
989 | case REG: | |
990 | operands[3] = gen_rtx_REG (mode, REGNO (operands[1]) + 1); | |
991 | operands[2] = gen_rtx_REG (mode, REGNO (operands[1])); | |
992 | break; | |
993 | ||
994 | case MEM: | |
995 | operands[3] = adjust_address (operands[1], mode, GET_MODE_SIZE (mode)); | |
996 | operands[2] = adjust_address (operands[1], mode, 0); | |
997 | break; | |
998 | ||
999 | case CONST_INT: | |
1000 | case CONST_DOUBLE: | |
1001 | split_double (operands[1], &operands[2], &operands[3]); | |
1002 | break; | |
1003 | ||
1004 | default: | |
1005 | gcc_unreachable (); | |
1006 | } | |
1007 | ||
1008 | switch (GET_CODE (operands[0])) | |
1009 | { | |
1010 | case REG: | |
1011 | operands[1] = gen_rtx_REG (mode, REGNO (operands[0]) + 1); | |
1012 | operands[0] = gen_rtx_REG (mode, REGNO (operands[0])); | |
1013 | break; | |
1014 | ||
1015 | case MEM: | |
1016 | operands[1] = adjust_address (operands[0], mode, GET_MODE_SIZE (mode)); | |
1017 | operands[0] = adjust_address (operands[0], mode, 0); | |
1018 | break; | |
1019 | ||
1020 | default: | |
1021 | gcc_unreachable (); | |
1022 | } | |
1023 | } | |
1024 | ||
1025 | ||
1026 | /* Emit insns to move operands[1] into operands[0]. | |
1027 | Return 1 if we have written out everything that needs to be done to | |
1028 | do the move. Otherwise, return 0 and the caller will emit the move | |
1029 | normally. */ | |
1030 | ||
1031 | int | |
1032 | xtensa_emit_move_sequence (rtx *operands, machine_mode mode) | |
1033 | { | |
1034 | rtx src = operands[1]; | |
1035 | ||
1036 | if (CONSTANT_P (src) | |
1037 | && (GET_CODE (src) != CONST_INT || ! xtensa_simm12b (INTVAL (src)))) | |
1038 | { | |
1039 | rtx dst = operands[0]; | |
1040 | ||
1041 | if (xtensa_tls_referenced_p (src)) | |
1042 | { | |
1043 | rtx addend = NULL; | |
1044 | ||
1045 | if (GET_CODE (src) == CONST && GET_CODE (XEXP (src, 0)) == PLUS) | |
1046 | { | |
1047 | addend = XEXP (XEXP (src, 0), 1); | |
1048 | src = XEXP (XEXP (src, 0), 0); | |
1049 | } | |
1050 | ||
1051 | src = xtensa_legitimize_tls_address (src); | |
1052 | if (addend) | |
1053 | { | |
1054 | src = gen_rtx_PLUS (mode, src, addend); | |
1055 | src = force_operand (src, dst); | |
1056 | } | |
1057 | emit_move_insn (dst, src); | |
1058 | return 1; | |
1059 | } | |
1060 | ||
1061 | if (! TARGET_AUTO_LITPOOLS && ! TARGET_CONST16) | |
1062 | { | |
1063 | src = force_const_mem (SImode, src); | |
1064 | operands[1] = src; | |
1065 | } | |
1066 | ||
1067 | /* PC-relative loads are always SImode, and CONST16 is only | |
1068 | supported in the movsi pattern, so add a SUBREG for any other | |
1069 | (smaller) mode. */ | |
1070 | ||
1071 | if (mode != SImode) | |
1072 | { | |
1073 | if (register_operand (dst, mode)) | |
1074 | { | |
1075 | emit_move_insn (simplify_gen_subreg (SImode, dst, mode, 0), src); | |
1076 | return 1; | |
1077 | } | |
1078 | else | |
1079 | { | |
1080 | src = force_reg (SImode, src); | |
1081 | src = gen_lowpart_SUBREG (mode, src); | |
1082 | operands[1] = src; | |
1083 | } | |
1084 | } | |
1085 | } | |
1086 | ||
1087 | if (!(reload_in_progress | reload_completed) | |
1088 | && !xtensa_valid_move (mode, operands)) | |
1089 | operands[1] = force_reg (mode, operands[1]); | |
1090 | ||
1091 | operands[1] = xtensa_copy_incoming_a7 (operands[1]); | |
1092 | ||
1093 | /* During reload we don't want to emit (subreg:X (mem:Y)) since that | |
1094 | instruction won't be recognized after reload, so we remove the | |
1095 | subreg and adjust mem accordingly. */ | |
1096 | if (reload_in_progress) | |
1097 | { | |
1098 | operands[0] = fixup_subreg_mem (operands[0]); | |
1099 | operands[1] = fixup_subreg_mem (operands[1]); | |
1100 | } | |
1101 | return 0; | |
1102 | } | |
1103 | ||
1104 | ||
1105 | static rtx | |
1106 | fixup_subreg_mem (rtx x) | |
1107 | { | |
1108 | if (GET_CODE (x) == SUBREG | |
1109 | && GET_CODE (SUBREG_REG (x)) == REG | |
1110 | && REGNO (SUBREG_REG (x)) >= FIRST_PSEUDO_REGISTER) | |
1111 | { | |
1112 | rtx temp = | |
1113 | gen_rtx_SUBREG (GET_MODE (x), | |
1114 | reg_equiv_mem (REGNO (SUBREG_REG (x))), | |
1115 | SUBREG_BYTE (x)); | |
1116 | x = alter_subreg (&temp, true); | |
1117 | } | |
1118 | return x; | |
1119 | } | |
1120 | ||
1121 | ||
1122 | /* Check if an incoming argument in a7 is expected to be used soon and | |
1123 | if OPND is a register or register pair that includes a7. If so, | |
1124 | create a new pseudo and copy a7 into that pseudo at the very | |
1125 | beginning of the function, followed by the special "set_frame_ptr" | |
1126 | unspec_volatile insn. The return value is either the original | |
1127 | operand, if it is not a7, or the new pseudo containing a copy of | |
1128 | the incoming argument. This is necessary because the register | |
1129 | allocator will ignore conflicts with a7 and may either assign some | |
1130 | other pseudo to a7 or use a7 as the hard_frame_pointer, clobbering | |
1131 | the incoming argument in a7. By copying the argument out of a7 as | |
1132 | the very first thing, and then immediately following that with an | |
1133 | unspec_volatile to keep the scheduler away, we should avoid any | |
1134 | problems. Putting the set_frame_ptr insn at the beginning, with | |
1135 | only the a7 copy before it, also makes it easier for the prologue | |
1136 | expander to initialize the frame pointer after the a7 copy and to | |
1137 | fix up the a7 copy to use the stack pointer instead of the frame | |
1138 | pointer. */ | |
1139 | ||
1140 | rtx | |
1141 | xtensa_copy_incoming_a7 (rtx opnd) | |
1142 | { | |
1143 | rtx entry_insns = 0; | |
1144 | rtx reg, tmp; | |
1145 | machine_mode mode; | |
1146 | ||
1147 | if (!cfun->machine->need_a7_copy) | |
1148 | return opnd; | |
1149 | ||
1150 | /* This function should never be called again once a7 has been copied. */ | |
1151 | gcc_assert (!cfun->machine->set_frame_ptr_insn); | |
1152 | ||
1153 | mode = GET_MODE (opnd); | |
1154 | ||
1155 | /* The operand using a7 may come in a later instruction, so just return | |
1156 | the original operand if it doesn't use a7. */ | |
1157 | reg = opnd; | |
1158 | if (GET_CODE (reg) == SUBREG) | |
1159 | { | |
1160 | gcc_assert (SUBREG_BYTE (reg) == 0); | |
1161 | reg = SUBREG_REG (reg); | |
1162 | } | |
1163 | if (GET_CODE (reg) != REG | |
1164 | || REGNO (reg) > A7_REG | |
1165 | || REGNO (reg) + hard_regno_nregs (A7_REG, mode) <= A7_REG) | |
1166 | return opnd; | |
1167 | ||
1168 | /* 1-word args will always be in a7; 2-word args in a6/a7. */ | |
1169 | gcc_assert (REGNO (reg) + hard_regno_nregs (A7_REG, mode) - 1 == A7_REG); | |
1170 | ||
1171 | cfun->machine->need_a7_copy = false; | |
1172 | ||
1173 | /* Copy a7 to a new pseudo at the function entry. Use gen_raw_REG to | |
1174 | create the REG for a7 so that hard_frame_pointer_rtx is not used. */ | |
1175 | ||
1176 | start_sequence (); | |
1177 | tmp = gen_reg_rtx (mode); | |
1178 | ||
1179 | switch (mode) | |
1180 | { | |
1181 | case E_DFmode: | |
1182 | case E_DImode: | |
1183 | /* Copy the value out of A7 here but keep the first word in A6 until | |
1184 | after the set_frame_ptr insn. Otherwise, the register allocator | |
1185 | may decide to put "subreg (tmp, 0)" in A7 and clobber the incoming | |
1186 | value. */ | |
1187 | emit_insn (gen_movsi_internal (gen_rtx_SUBREG (SImode, tmp, 4), | |
1188 | gen_raw_REG (SImode, A7_REG))); | |
1189 | break; | |
1190 | case E_SFmode: | |
1191 | emit_insn (gen_movsf_internal (tmp, gen_raw_REG (mode, A7_REG))); | |
1192 | break; | |
1193 | case E_SImode: | |
1194 | emit_insn (gen_movsi_internal (tmp, gen_raw_REG (mode, A7_REG))); | |
1195 | break; | |
1196 | case E_HImode: | |
1197 | emit_insn (gen_movhi_internal (tmp, gen_raw_REG (mode, A7_REG))); | |
1198 | break; | |
1199 | case E_QImode: | |
1200 | emit_insn (gen_movqi_internal (tmp, gen_raw_REG (mode, A7_REG))); | |
1201 | break; | |
1202 | default: | |
1203 | gcc_unreachable (); | |
1204 | } | |
1205 | ||
1206 | cfun->machine->set_frame_ptr_insn = emit_insn (gen_set_frame_ptr ()); | |
1207 | ||
1208 | /* For DF and DI mode arguments, copy the incoming value in A6 now. */ | |
1209 | if (mode == DFmode || mode == DImode) | |
1210 | emit_insn (gen_movsi_internal (gen_rtx_SUBREG (SImode, tmp, 0), | |
1211 | gen_rtx_REG (SImode, A7_REG - 1))); | |
1212 | entry_insns = get_insns (); | |
1213 | end_sequence (); | |
1214 | ||
1215 | if (cfun->machine->vararg_a7) | |
1216 | { | |
1217 | /* This is called from within builtin_saveregs, which will insert the | |
1218 | saveregs code at the function entry, ahead of anything placed at | |
1219 | the function entry now. Instead, save the sequence to be inserted | |
1220 | at the beginning of the saveregs code. */ | |
1221 | cfun->machine->vararg_a7_copy = entry_insns; | |
1222 | } | |
1223 | else | |
1224 | { | |
1225 | /* Put entry_insns after the NOTE that starts the function. If | |
1226 | this is inside a start_sequence, make the outer-level insn | |
1227 | chain current, so the code is placed at the start of the | |
1228 | function. */ | |
1229 | push_topmost_sequence (); | |
1230 | /* Do not use entry_of_function() here. This is called from within | |
1231 | expand_function_start, when the CFG still holds GIMPLE. */ | |
1232 | emit_insn_after (entry_insns, get_insns ()); | |
1233 | pop_topmost_sequence (); | |
1234 | } | |
1235 | ||
1236 | return tmp; | |
1237 | } | |
1238 | ||
1239 | ||
1240 | /* Try to expand a block move operation to a sequence of RTL move | |
1241 | instructions. If not optimizing, or if the block size is not a | |
1242 | constant, or if the block is too large, the expansion fails and GCC | |
1243 | falls back to calling memcpy(). | |
1244 | ||
1245 | operands[0] is the destination | |
1246 | operands[1] is the source | |
1247 | operands[2] is the length | |
1248 | operands[3] is the alignment */ | |
1249 | ||
1250 | int | |
1251 | xtensa_expand_block_move (rtx *operands) | |
1252 | { | |
1253 | static const machine_mode mode_from_align[] = | |
1254 | { | |
1255 | VOIDmode, QImode, HImode, VOIDmode, SImode, | |
1256 | }; | |
1257 | ||
1258 | rtx dst_mem = operands[0]; | |
1259 | rtx src_mem = operands[1]; | |
1260 | HOST_WIDE_INT bytes, align; | |
1261 | int num_pieces, move_ratio; | |
1262 | rtx temp[2]; | |
1263 | machine_mode mode[2]; | |
1264 | int amount[2]; | |
1265 | bool active[2]; | |
1266 | int phase = 0; | |
1267 | int next; | |
1268 | int offset_ld = 0; | |
1269 | int offset_st = 0; | |
1270 | rtx x; | |
1271 | ||
1272 | /* If this is not a fixed size move, just call memcpy. */ | |
1273 | if (!optimize || (GET_CODE (operands[2]) != CONST_INT)) | |
1274 | return 0; | |
1275 | ||
1276 | bytes = INTVAL (operands[2]); | |
1277 | align = INTVAL (operands[3]); | |
1278 | ||
1279 | /* Anything to move? */ | |
1280 | if (bytes <= 0) | |
1281 | return 0; | |
1282 | ||
1283 | if (align > MOVE_MAX) | |
1284 | align = MOVE_MAX; | |
1285 | ||
1286 | /* Decide whether to expand inline based on the optimization level. */ | |
1287 | move_ratio = 4; | |
1288 | if (optimize > 2) | |
1289 | move_ratio = LARGEST_MOVE_RATIO; | |
1290 | num_pieces = (bytes / align) + (bytes % align); /* Close enough anyway. */ | |
1291 | if (num_pieces > move_ratio) | |
1292 | return 0; | |
1293 | ||
1294 | x = XEXP (dst_mem, 0); | |
1295 | if (!REG_P (x)) | |
1296 | { | |
1297 | x = force_reg (Pmode, x); | |
1298 | dst_mem = replace_equiv_address (dst_mem, x); | |
1299 | } | |
1300 | ||
1301 | x = XEXP (src_mem, 0); | |
1302 | if (!REG_P (x)) | |
1303 | { | |
1304 | x = force_reg (Pmode, x); | |
1305 | src_mem = replace_equiv_address (src_mem, x); | |
1306 | } | |
1307 | ||
1308 | active[0] = active[1] = false; | |
1309 | ||
1310 | do | |
1311 | { | |
1312 | next = phase; | |
1313 | phase ^= 1; | |
1314 | ||
1315 | if (bytes > 0) | |
1316 | { | |
1317 | int next_amount; | |
1318 | ||
1319 | next_amount = (bytes >= 4 ? 4 : (bytes >= 2 ? 2 : 1)); | |
1320 | next_amount = MIN (next_amount, align); | |
1321 | ||
1322 | amount[next] = next_amount; | |
1323 | mode[next] = mode_from_align[next_amount]; | |
1324 | temp[next] = gen_reg_rtx (mode[next]); | |
1325 | ||
1326 | x = adjust_address (src_mem, mode[next], offset_ld); | |
1327 | emit_insn (gen_rtx_SET (temp[next], x)); | |
1328 | ||
1329 | offset_ld += next_amount; | |
1330 | bytes -= next_amount; | |
1331 | active[next] = true; | |
1332 | } | |
1333 | ||
1334 | if (active[phase]) | |
1335 | { | |
1336 | active[phase] = false; | |
1337 | ||
1338 | x = adjust_address (dst_mem, mode[phase], offset_st); | |
1339 | emit_insn (gen_rtx_SET (x, temp[phase])); | |
1340 | ||
1341 | offset_st += amount[phase]; | |
1342 | } | |
1343 | } | |
1344 | while (active[next]); | |
1345 | ||
1346 | return 1; | |
1347 | } | |
1348 | ||
1349 | ||
1350 | void | |
1351 | xtensa_expand_nonlocal_goto (rtx *operands) | |
1352 | { | |
1353 | rtx goto_handler = operands[1]; | |
1354 | rtx containing_fp = operands[3]; | |
1355 | ||
1356 | /* Generate a call to "__xtensa_nonlocal_goto" (in libgcc); the code | |
1357 | is too big to generate in-line. */ | |
1358 | ||
1359 | if (GET_CODE (containing_fp) != REG) | |
1360 | containing_fp = force_reg (Pmode, containing_fp); | |
1361 | ||
1362 | emit_library_call (gen_rtx_SYMBOL_REF (Pmode, "__xtensa_nonlocal_goto"), | |
1363 | LCT_NORMAL, VOIDmode, | |
1364 | containing_fp, Pmode, | |
1365 | goto_handler, Pmode); | |
1366 | } | |
1367 | ||
1368 | ||
1369 | static struct machine_function * | |
1370 | xtensa_init_machine_status (void) | |
1371 | { | |
1372 | return ggc_cleared_alloc<machine_function> (); | |
1373 | } | |
1374 | ||
1375 | ||
1376 | /* Shift VAL of mode MODE left by COUNT bits. */ | |
1377 | ||
1378 | static inline rtx | |
1379 | xtensa_expand_mask_and_shift (rtx val, machine_mode mode, rtx count) | |
1380 | { | |
1381 | val = expand_simple_binop (SImode, AND, val, GEN_INT (GET_MODE_MASK (mode)), | |
1382 | NULL_RTX, 1, OPTAB_DIRECT); | |
1383 | return expand_simple_binop (SImode, ASHIFT, val, count, | |
1384 | NULL_RTX, 1, OPTAB_DIRECT); | |
1385 | } | |
1386 | ||
1387 | ||
1388 | /* Structure to hold the initial parameters for a compare_and_swap operation | |
1389 | in HImode and QImode. */ | |
1390 | ||
1391 | struct alignment_context | |
1392 | { | |
1393 | rtx memsi; /* SI aligned memory location. */ | |
1394 | rtx shift; /* Bit offset with regard to lsb. */ | |
1395 | rtx modemask; /* Mask of the HQImode shifted by SHIFT bits. */ | |
1396 | rtx modemaski; /* ~modemask */ | |
1397 | }; | |
1398 | ||
1399 | ||
1400 | /* Initialize structure AC for word access to HI and QI mode memory. */ | |
1401 | ||
1402 | static void | |
1403 | init_alignment_context (struct alignment_context *ac, rtx mem) | |
1404 | { | |
1405 | machine_mode mode = GET_MODE (mem); | |
1406 | rtx byteoffset = NULL_RTX; | |
1407 | bool aligned = (MEM_ALIGN (mem) >= GET_MODE_BITSIZE (SImode)); | |
1408 | ||
1409 | if (aligned) | |
1410 | ac->memsi = adjust_address (mem, SImode, 0); /* Memory is aligned. */ | |
1411 | else | |
1412 | { | |
1413 | /* Alignment is unknown. */ | |
1414 | rtx addr, align; | |
1415 | ||
1416 | /* Force the address into a register. */ | |
1417 | addr = force_reg (Pmode, XEXP (mem, 0)); | |
1418 | ||
1419 | /* Align it to SImode. */ | |
1420 | align = expand_simple_binop (Pmode, AND, addr, | |
1421 | GEN_INT (-GET_MODE_SIZE (SImode)), | |
1422 | NULL_RTX, 1, OPTAB_DIRECT); | |
1423 | /* Generate MEM. */ | |
1424 | ac->memsi = gen_rtx_MEM (SImode, align); | |
1425 | MEM_VOLATILE_P (ac->memsi) = MEM_VOLATILE_P (mem); | |
1426 | set_mem_alias_set (ac->memsi, ALIAS_SET_MEMORY_BARRIER); | |
1427 | set_mem_align (ac->memsi, GET_MODE_BITSIZE (SImode)); | |
1428 | ||
1429 | byteoffset = expand_simple_binop (Pmode, AND, addr, | |
1430 | GEN_INT (GET_MODE_SIZE (SImode) - 1), | |
1431 | NULL_RTX, 1, OPTAB_DIRECT); | |
1432 | } | |
1433 | ||
1434 | /* Calculate shiftcount. */ | |
1435 | if (TARGET_BIG_ENDIAN) | |
1436 | { | |
1437 | ac->shift = GEN_INT (GET_MODE_SIZE (SImode) - GET_MODE_SIZE (mode)); | |
1438 | if (!aligned) | |
1439 | ac->shift = expand_simple_binop (SImode, MINUS, ac->shift, byteoffset, | |
1440 | NULL_RTX, 1, OPTAB_DIRECT); | |
1441 | } | |
1442 | else | |
1443 | { | |
1444 | if (aligned) | |
1445 | ac->shift = NULL_RTX; | |
1446 | else | |
1447 | ac->shift = byteoffset; | |
1448 | } | |
1449 | ||
1450 | if (ac->shift != NULL_RTX) | |
1451 | { | |
1452 | /* Shift is the byte count, but we need the bitcount. */ | |
1453 | gcc_assert (exact_log2 (BITS_PER_UNIT) >= 0); | |
1454 | ac->shift = expand_simple_binop (SImode, ASHIFT, ac->shift, | |
1455 | GEN_INT (exact_log2 (BITS_PER_UNIT)), | |
1456 | NULL_RTX, 1, OPTAB_DIRECT); | |
1457 | ac->modemask = expand_simple_binop (SImode, ASHIFT, | |
1458 | GEN_INT (GET_MODE_MASK (mode)), | |
1459 | ac->shift, | |
1460 | NULL_RTX, 1, OPTAB_DIRECT); | |
1461 | } | |
1462 | else | |
1463 | ac->modemask = GEN_INT (GET_MODE_MASK (mode)); | |
1464 | ||
1465 | ac->modemaski = expand_simple_unop (SImode, NOT, ac->modemask, NULL_RTX, 1); | |
1466 | } | |
1467 | ||
1468 | ||
1469 | /* Expand an atomic compare and swap operation for HImode and QImode. | |
1470 | MEM is the memory location, CMP the old value to compare MEM with | |
1471 | and NEW_RTX the value to set if CMP == MEM. */ | |
1472 | ||
1473 | void | |
1474 | xtensa_expand_compare_and_swap (rtx target, rtx mem, rtx cmp, rtx new_rtx) | |
1475 | { | |
1476 | machine_mode mode = GET_MODE (mem); | |
1477 | struct alignment_context ac; | |
1478 | rtx tmp, cmpv, newv, val; | |
1479 | rtx oldval = gen_reg_rtx (SImode); | |
1480 | rtx res = gen_reg_rtx (SImode); | |
1481 | rtx_code_label *csloop = gen_label_rtx (); | |
1482 | rtx_code_label *csend = gen_label_rtx (); | |
1483 | ||
1484 | init_alignment_context (&ac, mem); | |
1485 | ||
1486 | if (ac.shift != NULL_RTX) | |
1487 | { | |
1488 | cmp = xtensa_expand_mask_and_shift (cmp, mode, ac.shift); | |
1489 | new_rtx = xtensa_expand_mask_and_shift (new_rtx, mode, ac.shift); | |
1490 | } | |
1491 | ||
1492 | /* Load the surrounding word into VAL with the MEM value masked out. */ | |
1493 | val = force_reg (SImode, expand_simple_binop (SImode, AND, ac.memsi, | |
1494 | ac.modemaski, NULL_RTX, 1, | |
1495 | OPTAB_DIRECT)); | |
1496 | emit_label (csloop); | |
1497 | ||
1498 | /* Patch CMP and NEW_RTX into VAL at correct position. */ | |
1499 | cmpv = force_reg (SImode, expand_simple_binop (SImode, IOR, cmp, val, | |
1500 | NULL_RTX, 1, OPTAB_DIRECT)); | |
1501 | newv = force_reg (SImode, expand_simple_binop (SImode, IOR, new_rtx, val, | |
1502 | NULL_RTX, 1, OPTAB_DIRECT)); | |
1503 | ||
1504 | /* Jump to end if we're done. */ | |
1505 | emit_insn (gen_sync_compare_and_swapsi (res, ac.memsi, cmpv, newv)); | |
1506 | emit_cmp_and_jump_insns (res, cmpv, EQ, const0_rtx, SImode, true, csend); | |
1507 | ||
1508 | /* Check for changes outside mode. */ | |
1509 | emit_move_insn (oldval, val); | |
1510 | tmp = expand_simple_binop (SImode, AND, res, ac.modemaski, | |
1511 | val, 1, OPTAB_DIRECT); | |
1512 | if (tmp != val) | |
1513 | emit_move_insn (val, tmp); | |
1514 | ||
1515 | /* Loop internal if so. */ | |
1516 | emit_cmp_and_jump_insns (oldval, val, NE, const0_rtx, SImode, true, csloop); | |
1517 | ||
1518 | emit_label (csend); | |
1519 | ||
1520 | /* Return the correct part of the bitfield. */ | |
1521 | convert_move (target, | |
1522 | (ac.shift == NULL_RTX ? res | |
1523 | : expand_simple_binop (SImode, LSHIFTRT, res, ac.shift, | |
1524 | NULL_RTX, 1, OPTAB_DIRECT)), | |
1525 | 1); | |
1526 | } | |
1527 | ||
1528 | ||
1529 | /* Expand an atomic operation CODE of mode MODE (either HImode or QImode -- | |
1530 | the default expansion works fine for SImode). MEM is the memory location | |
1531 | and VAL the value to play with. If AFTER is true then store the value | |
1532 | MEM holds after the operation, if AFTER is false then store the value MEM | |
1533 | holds before the operation. If TARGET is zero then discard that value, else | |
1534 | store it to TARGET. */ | |
1535 | ||
1536 | void | |
1537 | xtensa_expand_atomic (enum rtx_code code, rtx target, rtx mem, rtx val, | |
1538 | bool after) | |
1539 | { | |
1540 | machine_mode mode = GET_MODE (mem); | |
1541 | struct alignment_context ac; | |
1542 | rtx_code_label *csloop = gen_label_rtx (); | |
1543 | rtx cmp, tmp; | |
1544 | rtx old = gen_reg_rtx (SImode); | |
1545 | rtx new_rtx = gen_reg_rtx (SImode); | |
1546 | rtx orig = NULL_RTX; | |
1547 | ||
1548 | init_alignment_context (&ac, mem); | |
1549 | ||
1550 | /* Prepare values before the compare-and-swap loop. */ | |
1551 | if (ac.shift != NULL_RTX) | |
1552 | val = xtensa_expand_mask_and_shift (val, mode, ac.shift); | |
1553 | switch (code) | |
1554 | { | |
1555 | case PLUS: | |
1556 | case MINUS: | |
1557 | orig = gen_reg_rtx (SImode); | |
1558 | convert_move (orig, val, 1); | |
1559 | break; | |
1560 | ||
1561 | case SET: | |
1562 | case IOR: | |
1563 | case XOR: | |
1564 | break; | |
1565 | ||
1566 | case MULT: /* NAND */ | |
1567 | case AND: | |
1568 | /* val = "11..1<val>11..1" */ | |
1569 | val = expand_simple_binop (SImode, XOR, val, ac.modemaski, | |
1570 | NULL_RTX, 1, OPTAB_DIRECT); | |
1571 | break; | |
1572 | ||
1573 | default: | |
1574 | gcc_unreachable (); | |
1575 | } | |
1576 | ||
1577 | /* Load full word. Subsequent loads are performed by S32C1I. */ | |
1578 | cmp = force_reg (SImode, ac.memsi); | |
1579 | ||
1580 | emit_label (csloop); | |
1581 | emit_move_insn (old, cmp); | |
1582 | ||
1583 | switch (code) | |
1584 | { | |
1585 | case PLUS: | |
1586 | case MINUS: | |
1587 | val = expand_simple_binop (SImode, code, old, orig, | |
1588 | NULL_RTX, 1, OPTAB_DIRECT); | |
1589 | val = expand_simple_binop (SImode, AND, val, ac.modemask, | |
1590 | NULL_RTX, 1, OPTAB_DIRECT); | |
1591 | /* FALLTHRU */ | |
1592 | case SET: | |
1593 | tmp = expand_simple_binop (SImode, AND, old, ac.modemaski, | |
1594 | NULL_RTX, 1, OPTAB_DIRECT); | |
1595 | tmp = expand_simple_binop (SImode, IOR, tmp, val, | |
1596 | new_rtx, 1, OPTAB_DIRECT); | |
1597 | break; | |
1598 | ||
1599 | case AND: | |
1600 | case IOR: | |
1601 | case XOR: | |
1602 | tmp = expand_simple_binop (SImode, code, old, val, | |
1603 | new_rtx, 1, OPTAB_DIRECT); | |
1604 | break; | |
1605 | ||
1606 | case MULT: /* NAND */ | |
1607 | tmp = expand_simple_binop (SImode, XOR, old, ac.modemask, | |
1608 | NULL_RTX, 1, OPTAB_DIRECT); | |
1609 | tmp = expand_simple_binop (SImode, AND, tmp, val, | |
1610 | new_rtx, 1, OPTAB_DIRECT); | |
1611 | break; | |
1612 | ||
1613 | default: | |
1614 | gcc_unreachable (); | |
1615 | } | |
1616 | ||
1617 | if (tmp != new_rtx) | |
1618 | emit_move_insn (new_rtx, tmp); | |
1619 | emit_insn (gen_sync_compare_and_swapsi (cmp, ac.memsi, old, new_rtx)); | |
1620 | emit_cmp_and_jump_insns (cmp, old, NE, const0_rtx, SImode, true, csloop); | |
1621 | ||
1622 | if (target) | |
1623 | { | |
1624 | tmp = (after ? new_rtx : cmp); | |
1625 | convert_move (target, | |
1626 | (ac.shift == NULL_RTX ? tmp | |
1627 | : expand_simple_binop (SImode, LSHIFTRT, tmp, ac.shift, | |
1628 | NULL_RTX, 1, OPTAB_DIRECT)), | |
1629 | 1); | |
1630 | } | |
1631 | } | |
1632 | ||
1633 | ||
1634 | void | |
1635 | xtensa_setup_frame_addresses (void) | |
1636 | { | |
1637 | /* Set flag to cause TARGET_FRAME_POINTER_REQUIRED to return true. */ | |
1638 | cfun->machine->accesses_prev_frame = 1; | |
1639 | ||
1640 | if (TARGET_WINDOWED_ABI) | |
1641 | emit_library_call | |
1642 | (gen_rtx_SYMBOL_REF (Pmode, "__xtensa_libgcc_window_spill"), | |
1643 | LCT_NORMAL, VOIDmode); | |
1644 | } | |
1645 | ||
1646 | ||
1647 | /* Emit the assembly for the end of a zero-cost loop. Normally we just emit | |
1648 | a comment showing where the end of the loop is. However, if there is a | |
1649 | label or a branch at the end of the loop then we need to place a nop | |
1650 | there. If the loop ends with a label we need the nop so that branches | |
1651 | targeting that label will target the nop (and thus remain in the loop), | |
1652 | instead of targeting the instruction after the loop (and thus exiting | |
1653 | the loop). If the loop ends with a branch, we need the nop in case the | |
1654 | branch is targeting a location inside the loop. When the branch | |
1655 | executes it will cause the loop count to be decremented even if it is | |
1656 | taken (because it is the last instruction in the loop), so we need to | |
1657 | nop after the branch to prevent the loop count from being decremented | |
1658 | when the branch is taken. */ | |
1659 | ||
1660 | void | |
1661 | xtensa_emit_loop_end (rtx_insn *insn, rtx *operands) | |
1662 | { | |
1663 | char done = 0; | |
1664 | ||
1665 | for (insn = PREV_INSN (insn); insn && !done; insn = PREV_INSN (insn)) | |
1666 | { | |
1667 | switch (GET_CODE (insn)) | |
1668 | { | |
1669 | case NOTE: | |
1670 | case BARRIER: | |
1671 | break; | |
1672 | ||
1673 | case CODE_LABEL: | |
1674 | output_asm_insn (TARGET_DENSITY ? "nop.n" : "nop", operands); | |
1675 | done = 1; | |
1676 | break; | |
1677 | ||
1678 | default: | |
1679 | { | |
1680 | rtx body = PATTERN (insn); | |
1681 | ||
1682 | if (JUMP_P (body)) | |
1683 | { | |
1684 | output_asm_insn (TARGET_DENSITY ? "nop.n" : "nop", operands); | |
1685 | done = 1; | |
1686 | } | |
1687 | else if ((GET_CODE (body) != USE) | |
1688 | && (GET_CODE (body) != CLOBBER)) | |
1689 | done = 1; | |
1690 | } | |
1691 | break; | |
1692 | } | |
1693 | } | |
1694 | ||
1695 | output_asm_insn ("%1_LEND:", operands); | |
1696 | } | |
1697 | ||
1698 | ||
1699 | char * | |
1700 | xtensa_emit_branch (bool inverted, bool immed, rtx *operands) | |
1701 | { | |
1702 | static char result[64]; | |
1703 | enum rtx_code code; | |
1704 | const char *op; | |
1705 | ||
1706 | code = GET_CODE (operands[3]); | |
1707 | switch (code) | |
1708 | { | |
1709 | case EQ: op = inverted ? "ne" : "eq"; break; | |
1710 | case NE: op = inverted ? "eq" : "ne"; break; | |
1711 | case LT: op = inverted ? "ge" : "lt"; break; | |
1712 | case GE: op = inverted ? "lt" : "ge"; break; | |
1713 | case LTU: op = inverted ? "geu" : "ltu"; break; | |
1714 | case GEU: op = inverted ? "ltu" : "geu"; break; | |
1715 | default: gcc_unreachable (); | |
1716 | } | |
1717 | ||
1718 | if (immed) | |
1719 | { | |
1720 | if (INTVAL (operands[1]) == 0) | |
1721 | sprintf (result, "b%sz%s\t%%0, %%2", op, | |
1722 | (TARGET_DENSITY && (code == EQ || code == NE)) ? ".n" : ""); | |
1723 | else | |
1724 | sprintf (result, "b%si\t%%0, %%d1, %%2", op); | |
1725 | } | |
1726 | else | |
1727 | sprintf (result, "b%s\t%%0, %%1, %%2", op); | |
1728 | ||
1729 | return result; | |
1730 | } | |
1731 | ||
1732 | ||
1733 | char * | |
1734 | xtensa_emit_bit_branch (bool inverted, bool immed, rtx *operands) | |
1735 | { | |
1736 | static char result[64]; | |
1737 | const char *op; | |
1738 | ||
1739 | switch (GET_CODE (operands[3])) | |
1740 | { | |
1741 | case EQ: op = inverted ? "bs" : "bc"; break; | |
1742 | case NE: op = inverted ? "bc" : "bs"; break; | |
1743 | default: gcc_unreachable (); | |
1744 | } | |
1745 | ||
1746 | if (immed) | |
1747 | { | |
1748 | unsigned bitnum = INTVAL (operands[1]) & 0x1f; | |
1749 | operands[1] = GEN_INT (bitnum); | |
1750 | sprintf (result, "b%si\t%%0, %%d1, %%2", op); | |
1751 | } | |
1752 | else | |
1753 | sprintf (result, "b%s\t%%0, %%1, %%2", op); | |
1754 | ||
1755 | return result; | |
1756 | } | |
1757 | ||
1758 | ||
1759 | char * | |
1760 | xtensa_emit_movcc (bool inverted, bool isfp, bool isbool, rtx *operands) | |
1761 | { | |
1762 | static char result[64]; | |
1763 | enum rtx_code code; | |
1764 | const char *op; | |
1765 | ||
1766 | code = GET_CODE (operands[4]); | |
1767 | if (isbool) | |
1768 | { | |
1769 | switch (code) | |
1770 | { | |
1771 | case EQ: op = inverted ? "t" : "f"; break; | |
1772 | case NE: op = inverted ? "f" : "t"; break; | |
1773 | default: gcc_unreachable (); | |
1774 | } | |
1775 | } | |
1776 | else | |
1777 | { | |
1778 | switch (code) | |
1779 | { | |
1780 | case EQ: op = inverted ? "nez" : "eqz"; break; | |
1781 | case NE: op = inverted ? "eqz" : "nez"; break; | |
1782 | case LT: op = inverted ? "gez" : "ltz"; break; | |
1783 | case GE: op = inverted ? "ltz" : "gez"; break; | |
1784 | default: gcc_unreachable (); | |
1785 | } | |
1786 | } | |
1787 | ||
1788 | sprintf (result, "mov%s%s\t%%0, %%%d, %%1", | |
1789 | op, isfp ? ".s" : "", inverted ? 3 : 2); | |
1790 | return result; | |
1791 | } | |
1792 | ||
1793 | ||
1794 | char * | |
1795 | xtensa_emit_call (int callop, rtx *operands) | |
1796 | { | |
1797 | static char result[64]; | |
1798 | rtx tgt = operands[callop]; | |
1799 | ||
1800 | if (GET_CODE (tgt) == CONST_INT) | |
1801 | sprintf (result, "call%d\t" HOST_WIDE_INT_PRINT_HEX, | |
1802 | WINDOW_SIZE, INTVAL (tgt)); | |
1803 | else if (register_operand (tgt, VOIDmode)) | |
1804 | sprintf (result, "callx%d\t%%%d", WINDOW_SIZE, callop); | |
1805 | else | |
1806 | sprintf (result, "call%d\t%%%d", WINDOW_SIZE, callop); | |
1807 | ||
1808 | return result; | |
1809 | } | |
1810 | ||
1811 | ||
1812 | bool | |
1813 | xtensa_legitimate_address_p (machine_mode mode, rtx addr, bool strict) | |
1814 | { | |
1815 | /* Allow constant pool addresses. */ | |
1816 | if (mode != BLKmode && GET_MODE_SIZE (mode) >= UNITS_PER_WORD | |
1817 | && ! TARGET_CONST16 && constantpool_address_p (addr) | |
1818 | && ! xtensa_tls_referenced_p (addr)) | |
1819 | return true; | |
1820 | ||
1821 | while (GET_CODE (addr) == SUBREG) | |
1822 | addr = SUBREG_REG (addr); | |
1823 | ||
1824 | /* Allow base registers. */ | |
1825 | if (GET_CODE (addr) == REG && BASE_REG_P (addr, strict)) | |
1826 | return true; | |
1827 | ||
1828 | /* Check for "register + offset" addressing. */ | |
1829 | if (GET_CODE (addr) == PLUS) | |
1830 | { | |
1831 | rtx xplus0 = XEXP (addr, 0); | |
1832 | rtx xplus1 = XEXP (addr, 1); | |
1833 | enum rtx_code code0; | |
1834 | enum rtx_code code1; | |
1835 | ||
1836 | while (GET_CODE (xplus0) == SUBREG) | |
1837 | xplus0 = SUBREG_REG (xplus0); | |
1838 | code0 = GET_CODE (xplus0); | |
1839 | ||
1840 | while (GET_CODE (xplus1) == SUBREG) | |
1841 | xplus1 = SUBREG_REG (xplus1); | |
1842 | code1 = GET_CODE (xplus1); | |
1843 | ||
1844 | /* Swap operands if necessary so the register is first. */ | |
1845 | if (code0 != REG && code1 == REG) | |
1846 | { | |
1847 | xplus0 = XEXP (addr, 1); | |
1848 | xplus1 = XEXP (addr, 0); | |
1849 | code0 = GET_CODE (xplus0); | |
1850 | code1 = GET_CODE (xplus1); | |
1851 | } | |
1852 | ||
1853 | if (code0 == REG && BASE_REG_P (xplus0, strict) | |
1854 | && code1 == CONST_INT | |
1855 | && xtensa_mem_offset (INTVAL (xplus1), mode)) | |
1856 | return true; | |
1857 | } | |
1858 | ||
1859 | return false; | |
1860 | } | |
1861 | ||
1862 | ||
1863 | /* Construct the SYMBOL_REF for the _TLS_MODULE_BASE_ symbol. */ | |
1864 | ||
1865 | static GTY(()) rtx xtensa_tls_module_base_symbol; | |
1866 | ||
1867 | static rtx | |
1868 | xtensa_tls_module_base (void) | |
1869 | { | |
1870 | if (! xtensa_tls_module_base_symbol) | |
1871 | { | |
1872 | xtensa_tls_module_base_symbol = | |
1873 | gen_rtx_SYMBOL_REF (Pmode, "_TLS_MODULE_BASE_"); | |
1874 | SYMBOL_REF_FLAGS (xtensa_tls_module_base_symbol) | |
1875 | |= TLS_MODEL_GLOBAL_DYNAMIC << SYMBOL_FLAG_TLS_SHIFT; | |
1876 | } | |
1877 | ||
1878 | return xtensa_tls_module_base_symbol; | |
1879 | } | |
1880 | ||
1881 | ||
1882 | static rtx_insn * | |
1883 | xtensa_call_tls_desc (rtx sym, rtx *retp) | |
1884 | { | |
1885 | rtx fn, arg, a_io; | |
1886 | rtx_insn *call_insn, *insns; | |
1887 | ||
1888 | start_sequence (); | |
1889 | fn = gen_reg_rtx (Pmode); | |
1890 | arg = gen_reg_rtx (Pmode); | |
1891 | a_io = gen_rtx_REG (Pmode, WINDOW_SIZE + 2); | |
1892 | ||
1893 | emit_insn (gen_tls_func (fn, sym)); | |
1894 | emit_insn (gen_tls_arg (arg, sym)); | |
1895 | emit_move_insn (a_io, arg); | |
1896 | call_insn = emit_call_insn (gen_tls_call (a_io, fn, sym, const1_rtx)); | |
1897 | use_reg (&CALL_INSN_FUNCTION_USAGE (call_insn), a_io); | |
1898 | insns = get_insns (); | |
1899 | end_sequence (); | |
1900 | ||
1901 | *retp = a_io; | |
1902 | return insns; | |
1903 | } | |
1904 | ||
1905 | ||
1906 | static rtx | |
1907 | xtensa_legitimize_tls_address (rtx x) | |
1908 | { | |
1909 | unsigned int model = SYMBOL_REF_TLS_MODEL (x); | |
1910 | rtx dest, tp, ret, modbase, base, addend; | |
1911 | rtx_insn *insns; | |
1912 | ||
1913 | dest = gen_reg_rtx (Pmode); | |
1914 | switch (model) | |
1915 | { | |
1916 | case TLS_MODEL_GLOBAL_DYNAMIC: | |
1917 | insns = xtensa_call_tls_desc (x, &ret); | |
1918 | emit_libcall_block (insns, dest, ret, x); | |
1919 | break; | |
1920 | ||
1921 | case TLS_MODEL_LOCAL_DYNAMIC: | |
1922 | base = gen_reg_rtx (Pmode); | |
1923 | modbase = xtensa_tls_module_base (); | |
1924 | insns = xtensa_call_tls_desc (modbase, &ret); | |
1925 | emit_libcall_block (insns, base, ret, modbase); | |
1926 | addend = force_reg (SImode, gen_sym_DTPOFF (x)); | |
1927 | emit_insn (gen_addsi3 (dest, base, addend)); | |
1928 | break; | |
1929 | ||
1930 | case TLS_MODEL_INITIAL_EXEC: | |
1931 | case TLS_MODEL_LOCAL_EXEC: | |
1932 | tp = gen_reg_rtx (SImode); | |
1933 | emit_insn (gen_get_thread_pointersi (tp)); | |
1934 | addend = force_reg (SImode, gen_sym_TPOFF (x)); | |
1935 | emit_insn (gen_addsi3 (dest, tp, addend)); | |
1936 | break; | |
1937 | ||
1938 | default: | |
1939 | gcc_unreachable (); | |
1940 | } | |
1941 | ||
1942 | return dest; | |
1943 | } | |
1944 | ||
1945 | ||
1946 | rtx | |
1947 | xtensa_legitimize_address (rtx x, | |
1948 | rtx oldx ATTRIBUTE_UNUSED, | |
1949 | machine_mode mode) | |
1950 | { | |
1951 | if (xtensa_tls_symbol_p (x)) | |
1952 | return xtensa_legitimize_tls_address (x); | |
1953 | ||
1954 | if (GET_CODE (x) == PLUS) | |
1955 | { | |
1956 | rtx plus0 = XEXP (x, 0); | |
1957 | rtx plus1 = XEXP (x, 1); | |
1958 | ||
1959 | if (GET_CODE (plus0) != REG && GET_CODE (plus1) == REG) | |
1960 | { | |
1961 | plus0 = XEXP (x, 1); | |
1962 | plus1 = XEXP (x, 0); | |
1963 | } | |
1964 | ||
1965 | /* Try to split up the offset to use an ADDMI instruction. */ | |
1966 | if (GET_CODE (plus0) == REG | |
1967 | && GET_CODE (plus1) == CONST_INT | |
1968 | && !xtensa_mem_offset (INTVAL (plus1), mode) | |
1969 | && !xtensa_simm8 (INTVAL (plus1)) | |
1970 | && xtensa_mem_offset (INTVAL (plus1) & 0xff, mode) | |
1971 | && xtensa_simm8x256 (INTVAL (plus1) & ~0xff)) | |
1972 | { | |
1973 | rtx temp = gen_reg_rtx (Pmode); | |
1974 | rtx addmi_offset = GEN_INT (INTVAL (plus1) & ~0xff); | |
1975 | emit_insn (gen_rtx_SET (temp, gen_rtx_PLUS (Pmode, plus0, | |
1976 | addmi_offset))); | |
1977 | return gen_rtx_PLUS (Pmode, temp, GEN_INT (INTVAL (plus1) & 0xff)); | |
1978 | } | |
1979 | } | |
1980 | ||
1981 | return x; | |
1982 | } | |
1983 | ||
1984 | /* Worker function for TARGET_MODE_DEPENDENT_ADDRESS_P. | |
1985 | ||
1986 | Treat constant-pool references as "mode dependent" since they can | |
1987 | only be accessed with SImode loads. This works around a bug in the | |
1988 | combiner where a constant pool reference is temporarily converted | |
1989 | to an HImode load, which is then assumed to zero-extend based on | |
1990 | our definition of LOAD_EXTEND_OP. This is wrong because the high | |
1991 | bits of a 16-bit value in the constant pool are now sign-extended | |
1992 | by default. */ | |
1993 | ||
1994 | static bool | |
1995 | xtensa_mode_dependent_address_p (const_rtx addr, | |
1996 | addr_space_t as ATTRIBUTE_UNUSED) | |
1997 | { | |
1998 | return constantpool_address_p (addr); | |
1999 | } | |
2000 | ||
2001 | /* Return TRUE if X contains any TLS symbol references. */ | |
2002 | ||
2003 | bool | |
2004 | xtensa_tls_referenced_p (rtx x) | |
2005 | { | |
2006 | if (! TARGET_HAVE_TLS) | |
2007 | return false; | |
2008 | ||
2009 | subrtx_iterator::array_type array; | |
2010 | FOR_EACH_SUBRTX (iter, array, x, ALL) | |
2011 | { | |
2012 | const_rtx x = *iter; | |
2013 | if (GET_CODE (x) == SYMBOL_REF && SYMBOL_REF_TLS_MODEL (x) != 0) | |
2014 | return true; | |
2015 | ||
2016 | /* Ignore TLS references that have already been legitimized. */ | |
2017 | if (GET_CODE (x) == UNSPEC) | |
2018 | switch (XINT (x, 1)) | |
2019 | { | |
2020 | case UNSPEC_TPOFF: | |
2021 | case UNSPEC_DTPOFF: | |
2022 | case UNSPEC_TLS_FUNC: | |
2023 | case UNSPEC_TLS_ARG: | |
2024 | case UNSPEC_TLS_CALL: | |
2025 | iter.skip_subrtxes (); | |
2026 | break; | |
2027 | default: | |
2028 | break; | |
2029 | } | |
2030 | } | |
2031 | return false; | |
2032 | } | |
2033 | ||
2034 | ||
2035 | /* Implement TARGET_CANNOT_FORCE_CONST_MEM. */ | |
2036 | ||
2037 | static bool | |
2038 | xtensa_cannot_force_const_mem (machine_mode mode ATTRIBUTE_UNUSED, rtx x) | |
2039 | { | |
2040 | return xtensa_tls_referenced_p (x); | |
2041 | } | |
2042 | ||
2043 | ||
2044 | /* Return the debugger register number to use for 'regno'. */ | |
2045 | ||
2046 | int | |
2047 | xtensa_dbx_register_number (int regno) | |
2048 | { | |
2049 | int first = -1; | |
2050 | ||
2051 | if (GP_REG_P (regno)) | |
2052 | { | |
2053 | regno -= GP_REG_FIRST; | |
2054 | first = 0; | |
2055 | } | |
2056 | else if (BR_REG_P (regno)) | |
2057 | { | |
2058 | regno -= BR_REG_FIRST; | |
2059 | first = 16; | |
2060 | } | |
2061 | else if (FP_REG_P (regno)) | |
2062 | { | |
2063 | regno -= FP_REG_FIRST; | |
2064 | first = 48; | |
2065 | } | |
2066 | else if (ACC_REG_P (regno)) | |
2067 | { | |
2068 | first = 0x200; /* Start of Xtensa special registers. */ | |
2069 | regno = 16; /* ACCLO is special register 16. */ | |
2070 | } | |
2071 | ||
2072 | /* When optimizing, we sometimes get asked about pseudo-registers | |
2073 | that don't represent hard registers. Return 0 for these. */ | |
2074 | if (first == -1) | |
2075 | return 0; | |
2076 | ||
2077 | return first + regno; | |
2078 | } | |
2079 | ||
2080 | ||
2081 | /* Argument support functions. */ | |
2082 | ||
2083 | /* Initialize CUMULATIVE_ARGS for a function. */ | |
2084 | ||
2085 | void | |
2086 | init_cumulative_args (CUMULATIVE_ARGS *cum, int incoming) | |
2087 | { | |
2088 | cum->arg_words = 0; | |
2089 | cum->incoming = incoming; | |
2090 | } | |
2091 | ||
2092 | ||
2093 | /* Advance the argument to the next argument position. */ | |
2094 | ||
2095 | static void | |
2096 | xtensa_function_arg_advance (cumulative_args_t cum, machine_mode mode, | |
2097 | const_tree type, bool named ATTRIBUTE_UNUSED) | |
2098 | { | |
2099 | int words, max; | |
2100 | int *arg_words; | |
2101 | ||
2102 | arg_words = &get_cumulative_args (cum)->arg_words; | |
2103 | max = MAX_ARGS_IN_REGISTERS; | |
2104 | ||
2105 | words = (((mode != BLKmode) | |
2106 | ? (int) GET_MODE_SIZE (mode) | |
2107 | : int_size_in_bytes (type)) + UNITS_PER_WORD - 1) / UNITS_PER_WORD; | |
2108 | ||
2109 | if (*arg_words < max | |
2110 | && (targetm.calls.must_pass_in_stack (mode, type) | |
2111 | || *arg_words + words > max)) | |
2112 | *arg_words = max; | |
2113 | ||
2114 | *arg_words += words; | |
2115 | } | |
2116 | ||
2117 | ||
2118 | /* Return an RTL expression containing the register for the given mode, | |
2119 | or 0 if the argument is to be passed on the stack. INCOMING_P is nonzero | |
2120 | if this is an incoming argument to the current function. */ | |
2121 | ||
2122 | static rtx | |
2123 | xtensa_function_arg_1 (cumulative_args_t cum_v, machine_mode mode, | |
2124 | const_tree type, bool incoming_p) | |
2125 | { | |
2126 | CUMULATIVE_ARGS *cum = get_cumulative_args (cum_v); | |
2127 | int regbase, words, max; | |
2128 | int *arg_words; | |
2129 | int regno; | |
2130 | ||
2131 | arg_words = &cum->arg_words; | |
2132 | regbase = (incoming_p ? GP_ARG_FIRST : GP_OUTGOING_ARG_FIRST); | |
2133 | max = MAX_ARGS_IN_REGISTERS; | |
2134 | ||
2135 | words = (((mode != BLKmode) | |
2136 | ? (int) GET_MODE_SIZE (mode) | |
2137 | : int_size_in_bytes (type)) + UNITS_PER_WORD - 1) / UNITS_PER_WORD; | |
2138 | ||
2139 | if (type && (TYPE_ALIGN (type) > BITS_PER_WORD)) | |
2140 | { | |
2141 | int align = MIN (TYPE_ALIGN (type), STACK_BOUNDARY) / BITS_PER_WORD; | |
2142 | *arg_words = (*arg_words + align - 1) & -align; | |
2143 | } | |
2144 | ||
2145 | if (*arg_words + words > max) | |
2146 | return (rtx)0; | |
2147 | ||
2148 | regno = regbase + *arg_words; | |
2149 | ||
2150 | if (cum->incoming && regno <= A7_REG && regno + words > A7_REG) | |
2151 | cfun->machine->need_a7_copy = TARGET_WINDOWED_ABI; | |
2152 | ||
2153 | return gen_rtx_REG (mode, regno); | |
2154 | } | |
2155 | ||
2156 | /* Implement TARGET_FUNCTION_ARG. */ | |
2157 | ||
2158 | static rtx | |
2159 | xtensa_function_arg (cumulative_args_t cum, machine_mode mode, | |
2160 | const_tree type, bool named ATTRIBUTE_UNUSED) | |
2161 | { | |
2162 | return xtensa_function_arg_1 (cum, mode, type, false); | |
2163 | } | |
2164 | ||
2165 | /* Implement TARGET_FUNCTION_INCOMING_ARG. */ | |
2166 | ||
2167 | static rtx | |
2168 | xtensa_function_incoming_arg (cumulative_args_t cum, machine_mode mode, | |
2169 | const_tree type, bool named ATTRIBUTE_UNUSED) | |
2170 | { | |
2171 | return xtensa_function_arg_1 (cum, mode, type, true); | |
2172 | } | |
2173 | ||
2174 | static unsigned int | |
2175 | xtensa_function_arg_boundary (machine_mode mode, const_tree type) | |
2176 | { | |
2177 | unsigned int alignment; | |
2178 | ||
2179 | alignment = type ? TYPE_ALIGN (type) : GET_MODE_ALIGNMENT (mode); | |
2180 | if (alignment < PARM_BOUNDARY) | |
2181 | alignment = PARM_BOUNDARY; | |
2182 | if (alignment > STACK_BOUNDARY) | |
2183 | alignment = STACK_BOUNDARY; | |
2184 | return alignment; | |
2185 | } | |
2186 | ||
2187 | ||
2188 | static bool | |
2189 | xtensa_return_in_msb (const_tree valtype) | |
2190 | { | |
2191 | return (TARGET_BIG_ENDIAN | |
2192 | && AGGREGATE_TYPE_P (valtype) | |
2193 | && int_size_in_bytes (valtype) >= UNITS_PER_WORD); | |
2194 | } | |
2195 | ||
2196 | ||
2197 | static void | |
2198 | xtensa_option_override (void) | |
2199 | { | |
2200 | int regno; | |
2201 | machine_mode mode; | |
2202 | ||
2203 | /* Use CONST16 in the absence of L32R. | |
2204 | Set it in the TARGET_OPTION_OVERRIDE to avoid dependency on xtensa | |
2205 | configuration in the xtensa-common.c */ | |
2206 | ||
2207 | if (!TARGET_L32R) | |
2208 | target_flags |= MASK_CONST16; | |
2209 | ||
2210 | if (!TARGET_BOOLEANS && TARGET_HARD_FLOAT) | |
2211 | error ("boolean registers required for the floating-point option"); | |
2212 | ||
2213 | /* Set up array giving whether a given register can hold a given mode. */ | |
2214 | for (mode = VOIDmode; | |
2215 | mode != MAX_MACHINE_MODE; | |
2216 | mode = (machine_mode) ((int) mode + 1)) | |
2217 | { | |
2218 | int size = GET_MODE_SIZE (mode); | |
2219 | enum mode_class mclass = GET_MODE_CLASS (mode); | |
2220 | ||
2221 | for (regno = 0; regno < FIRST_PSEUDO_REGISTER; regno++) | |
2222 | { | |
2223 | int temp; | |
2224 | ||
2225 | if (ACC_REG_P (regno)) | |
2226 | temp = (TARGET_MAC16 | |
2227 | && (mclass == MODE_INT) && (size <= UNITS_PER_WORD)); | |
2228 | else if (GP_REG_P (regno)) | |
2229 | temp = ((regno & 1) == 0 || (size <= UNITS_PER_WORD)); | |
2230 | else if (FP_REG_P (regno)) | |
2231 | temp = (TARGET_HARD_FLOAT && (mode == SFmode)); | |
2232 | else if (BR_REG_P (regno)) | |
2233 | temp = (TARGET_BOOLEANS && (mode == CCmode)); | |
2234 | else | |
2235 | temp = FALSE; | |
2236 | ||
2237 | xtensa_hard_regno_mode_ok_p[(int) mode][regno] = temp; | |
2238 | } | |
2239 | } | |
2240 | ||
2241 | init_machine_status = xtensa_init_machine_status; | |
2242 | ||
2243 | /* Check PIC settings. PIC is only supported when using L32R | |
2244 | instructions, and some targets need to always use PIC. */ | |
2245 | if (flag_pic && TARGET_CONST16) | |
2246 | error ("-f%s is not supported with CONST16 instructions", | |
2247 | (flag_pic > 1 ? "PIC" : "pic")); | |
2248 | else if (TARGET_FORCE_NO_PIC) | |
2249 | flag_pic = 0; | |
2250 | else if (XTENSA_ALWAYS_PIC) | |
2251 | { | |
2252 | if (TARGET_CONST16) | |
2253 | error ("PIC is required but not supported with CONST16 instructions"); | |
2254 | flag_pic = 1; | |
2255 | } | |
2256 | /* There's no need for -fPIC (as opposed to -fpic) on Xtensa. */ | |
2257 | if (flag_pic > 1) | |
2258 | flag_pic = 1; | |
2259 | if (flag_pic && !flag_pie) | |
2260 | flag_shlib = 1; | |
2261 | ||
2262 | /* Hot/cold partitioning does not work on this architecture, because of | |
2263 | constant pools (the load instruction cannot necessarily reach that far). | |
2264 | Therefore disable it on this architecture. */ | |
2265 | if (flag_reorder_blocks_and_partition) | |
2266 | { | |
2267 | flag_reorder_blocks_and_partition = 0; | |
2268 | flag_reorder_blocks = 1; | |
2269 | } | |
2270 | } | |
2271 | ||
2272 | /* Implement TARGET_HARD_REGNO_NREGS. */ | |
2273 | ||
2274 | static unsigned int | |
2275 | xtensa_hard_regno_nregs (unsigned int regno, machine_mode mode) | |
2276 | { | |
2277 | if (FP_REG_P (regno)) | |
2278 | return CEIL (GET_MODE_SIZE (mode), UNITS_PER_FPREG); | |
2279 | return CEIL (GET_MODE_SIZE (mode), UNITS_PER_WORD); | |
2280 | } | |
2281 | ||
2282 | /* Implement TARGET_HARD_REGNO_MODE_OK. */ | |
2283 | ||
2284 | static bool | |
2285 | xtensa_hard_regno_mode_ok (unsigned int regno, machine_mode mode) | |
2286 | { | |
2287 | return xtensa_hard_regno_mode_ok_p[mode][regno]; | |
2288 | } | |
2289 | ||
2290 | /* Implement TARGET_MODES_TIEABLE_P. */ | |
2291 | ||
2292 | static bool | |
2293 | xtensa_modes_tieable_p (machine_mode mode1, machine_mode mode2) | |
2294 | { | |
2295 | return ((GET_MODE_CLASS (mode1) == MODE_FLOAT | |
2296 | || GET_MODE_CLASS (mode1) == MODE_COMPLEX_FLOAT) | |
2297 | == (GET_MODE_CLASS (mode2) == MODE_FLOAT | |
2298 | || GET_MODE_CLASS (mode2) == MODE_COMPLEX_FLOAT)); | |
2299 | } | |
2300 | ||
2301 | /* A C compound statement to output to stdio stream STREAM the | |
2302 | assembler syntax for an instruction operand X. X is an RTL | |
2303 | expression. | |
2304 | ||
2305 | CODE is a value that can be used to specify one of several ways | |
2306 | of printing the operand. It is used when identical operands | |
2307 | must be printed differently depending on the context. CODE | |
2308 | comes from the '%' specification that was used to request | |
2309 | printing of the operand. If the specification was just '%DIGIT' | |
2310 | then CODE is 0; if the specification was '%LTR DIGIT' then CODE | |
2311 | is the ASCII code for LTR. | |
2312 | ||
2313 | If X is a register, this macro should print the register's name. | |
2314 | The names can be found in an array 'reg_names' whose type is | |
2315 | 'char *[]'. 'reg_names' is initialized from 'REGISTER_NAMES'. | |
2316 | ||
2317 | When the machine description has a specification '%PUNCT' (a '%' | |
2318 | followed by a punctuation character), this macro is called with | |
2319 | a null pointer for X and the punctuation character for CODE. | |
2320 | ||
2321 | 'a', 'c', 'l', and 'n' are reserved. | |
2322 | ||
2323 | The Xtensa specific codes are: | |
2324 | ||
2325 | 'd' CONST_INT, print as signed decimal | |
2326 | 'x' CONST_INT, print as signed hexadecimal | |
2327 | 'K' CONST_INT, print number of bits in mask for EXTUI | |
2328 | 'R' CONST_INT, print (X & 0x1f) | |
2329 | 'L' CONST_INT, print ((32 - X) & 0x1f) | |
2330 | 'D' REG, print second register of double-word register operand | |
2331 | 'N' MEM, print address of next word following a memory operand | |
2332 | 'v' MEM, if memory reference is volatile, output a MEMW before it | |
2333 | 't' any constant, add "@h" suffix for top 16 bits | |
2334 | 'b' any constant, add "@l" suffix for bottom 16 bits | |
2335 | */ | |
2336 | ||
2337 | static void | |
2338 | printx (FILE *file, signed int val) | |
2339 | { | |
2340 | /* Print a hexadecimal value in a nice way. */ | |
2341 | if ((val > -0xa) && (val < 0xa)) | |
2342 | fprintf (file, "%d", val); | |
2343 | else if (val < 0) | |
2344 | fprintf (file, "-0x%x", -val); | |
2345 | else | |
2346 | fprintf (file, "0x%x", val); | |
2347 | } | |
2348 | ||
2349 | ||
2350 | void | |
2351 | print_operand (FILE *file, rtx x, int letter) | |
2352 | { | |
2353 | if (!x) | |
2354 | error ("PRINT_OPERAND null pointer"); | |
2355 | ||
2356 | switch (letter) | |
2357 | { | |
2358 | case 'D': | |
2359 | if (GET_CODE (x) == REG || GET_CODE (x) == SUBREG) | |
2360 | fprintf (file, "%s", reg_names[xt_true_regnum (x) + 1]); | |
2361 | else | |
2362 | output_operand_lossage ("invalid %%D value"); | |
2363 | break; | |
2364 | ||
2365 | case 'v': | |
2366 | if (GET_CODE (x) == MEM) | |
2367 | { | |
2368 | /* For a volatile memory reference, emit a MEMW before the | |
2369 | load or store. */ | |
2370 | if (MEM_VOLATILE_P (x) && TARGET_SERIALIZE_VOLATILE) | |
2371 | fprintf (file, "memw\n\t"); | |
2372 | } | |
2373 | else | |
2374 | output_operand_lossage ("invalid %%v value"); | |
2375 | break; | |
2376 | ||
2377 | case 'N': | |
2378 | if (GET_CODE (x) == MEM | |
2379 | && (GET_MODE (x) == DFmode || GET_MODE (x) == DImode)) | |
2380 | { | |
2381 | x = adjust_address (x, GET_MODE (x) == DFmode ? E_SFmode : E_SImode, | |
2382 | 4); | |
2383 | output_address (GET_MODE (x), XEXP (x, 0)); | |
2384 | } | |
2385 | else | |
2386 | output_operand_lossage ("invalid %%N value"); | |
2387 | break; | |
2388 | ||
2389 | case 'K': | |
2390 | if (GET_CODE (x) == CONST_INT) | |
2391 | { | |
2392 | int num_bits = 0; | |
2393 | unsigned val = INTVAL (x); | |
2394 | while (val & 1) | |
2395 | { | |
2396 | num_bits += 1; | |
2397 | val = val >> 1; | |
2398 | } | |
2399 | if ((val != 0) || (num_bits == 0) || (num_bits > 16)) | |
2400 | fatal_insn ("invalid mask", x); | |
2401 | ||
2402 | fprintf (file, "%d", num_bits); | |
2403 | } | |
2404 | else | |
2405 | output_operand_lossage ("invalid %%K value"); | |
2406 | break; | |
2407 | ||
2408 | case 'L': | |
2409 | if (GET_CODE (x) == CONST_INT) | |
2410 | fprintf (file, HOST_WIDE_INT_PRINT_DEC, (32 - INTVAL (x)) & 0x1f); | |
2411 | else | |
2412 | output_operand_lossage ("invalid %%L value"); | |
2413 | break; | |
2414 | ||
2415 | case 'R': | |
2416 | if (GET_CODE (x) == CONST_INT) | |
2417 | fprintf (file, HOST_WIDE_INT_PRINT_DEC, INTVAL (x) & 0x1f); | |
2418 | else | |
2419 | output_operand_lossage ("invalid %%R value"); | |
2420 | break; | |
2421 | ||
2422 | case 'x': | |
2423 | if (GET_CODE (x) == CONST_INT) | |
2424 | printx (file, INTVAL (x)); | |
2425 | else | |
2426 | output_operand_lossage ("invalid %%x value"); | |
2427 | break; | |
2428 | ||
2429 | case 'd': | |
2430 | if (GET_CODE (x) == CONST_INT) | |
2431 | fprintf (file, HOST_WIDE_INT_PRINT_DEC, INTVAL (x)); | |
2432 | else | |
2433 | output_operand_lossage ("invalid %%d value"); | |
2434 | break; | |
2435 | ||
2436 | case 't': | |
2437 | case 'b': | |
2438 | if (GET_CODE (x) == CONST_INT) | |
2439 | { | |
2440 | printx (file, INTVAL (x)); | |
2441 | fputs (letter == 't' ? "@h" : "@l", file); | |
2442 | } | |
2443 | else if (GET_CODE (x) == CONST_DOUBLE) | |
2444 | { | |
2445 | if (GET_MODE (x) == SFmode) | |
2446 | { | |
2447 | long l; | |
2448 | REAL_VALUE_TO_TARGET_SINGLE (*CONST_DOUBLE_REAL_VALUE (x), l); | |
2449 | fprintf (file, "0x%08lx@%c", l, letter == 't' ? 'h' : 'l'); | |
2450 | } | |
2451 | else | |
2452 | output_operand_lossage ("invalid %%t/%%b value"); | |
2453 | } | |
2454 | else if (GET_CODE (x) == CONST) | |
2455 | { | |
2456 | /* X must be a symbolic constant on ELF. Write an expression | |
2457 | suitable for 'const16' that sets the high or low 16 bits. */ | |
2458 | if (GET_CODE (XEXP (x, 0)) != PLUS | |
2459 | || (GET_CODE (XEXP (XEXP (x, 0), 0)) != SYMBOL_REF | |
2460 | && GET_CODE (XEXP (XEXP (x, 0), 0)) != LABEL_REF) | |
2461 | || GET_CODE (XEXP (XEXP (x, 0), 1)) != CONST_INT) | |
2462 | output_operand_lossage ("invalid %%t/%%b value"); | |
2463 | print_operand (file, XEXP (XEXP (x, 0), 0), 0); | |
2464 | fputs (letter == 't' ? "@h" : "@l", file); | |
2465 | /* There must be a non-alphanumeric character between 'h' or 'l' | |
2466 | and the number. The '-' is added by print_operand() already. */ | |
2467 | if (INTVAL (XEXP (XEXP (x, 0), 1)) >= 0) | |
2468 | fputs ("+", file); | |
2469 | print_operand (file, XEXP (XEXP (x, 0), 1), 0); | |
2470 | } | |
2471 | else | |
2472 | { | |
2473 | output_addr_const (file, x); | |
2474 | fputs (letter == 't' ? "@h" : "@l", file); | |
2475 | } | |
2476 | break; | |
2477 | ||
2478 | case 'y': | |
2479 | if (GET_CODE (x) == CONST_DOUBLE && | |
2480 | GET_MODE (x) == SFmode) | |
2481 | { | |
2482 | long l; | |
2483 | REAL_VALUE_TO_TARGET_SINGLE (*CONST_DOUBLE_REAL_VALUE (x), l); | |
2484 | fprintf (file, "0x%08lx", l); | |
2485 | break; | |
2486 | } | |
2487 | ||
2488 | /* fall through */ | |
2489 | ||
2490 | default: | |
2491 | if (GET_CODE (x) == REG || GET_CODE (x) == SUBREG) | |
2492 | fprintf (file, "%s", reg_names[xt_true_regnum (x)]); | |
2493 | else if (GET_CODE (x) == MEM) | |
2494 | output_address (GET_MODE (x), XEXP (x, 0)); | |
2495 | else if (GET_CODE (x) == CONST_INT) | |
2496 | fprintf (file, HOST_WIDE_INT_PRINT_DEC, INTVAL (x)); | |
2497 | else | |
2498 | output_addr_const (file, x); | |
2499 | } | |
2500 | } | |
2501 | ||
2502 | ||
2503 | /* A C compound statement to output to stdio stream STREAM the | |
2504 | assembler syntax for an instruction operand that is a memory | |
2505 | reference whose address is ADDR. ADDR is an RTL expression. */ | |
2506 | ||
2507 | void | |
2508 | print_operand_address (FILE *file, rtx addr) | |
2509 | { | |
2510 | if (!addr) | |
2511 | error ("PRINT_OPERAND_ADDRESS, null pointer"); | |
2512 | ||
2513 | switch (GET_CODE (addr)) | |
2514 | { | |
2515 | default: | |
2516 | fatal_insn ("invalid address", addr); | |
2517 | break; | |
2518 | ||
2519 | case REG: | |
2520 | fprintf (file, "%s, 0", reg_names [REGNO (addr)]); | |
2521 | break; | |
2522 | ||
2523 | case PLUS: | |
2524 | { | |
2525 | rtx reg = (rtx)0; | |
2526 | rtx offset = (rtx)0; | |
2527 | rtx arg0 = XEXP (addr, 0); | |
2528 | rtx arg1 = XEXP (addr, 1); | |
2529 | ||
2530 | if (GET_CODE (arg0) == REG) | |
2531 | { | |
2532 | reg = arg0; | |
2533 | offset = arg1; | |
2534 | } | |
2535 | else if (GET_CODE (arg1) == REG) | |
2536 | { | |
2537 | reg = arg1; | |
2538 | offset = arg0; | |
2539 | } | |
2540 | else | |
2541 | fatal_insn ("no register in address", addr); | |
2542 | ||
2543 | if (CONSTANT_P (offset)) | |
2544 | { | |
2545 | fprintf (file, "%s, ", reg_names [REGNO (reg)]); | |
2546 | output_addr_const (file, offset); | |
2547 | } | |
2548 | else | |
2549 | fatal_insn ("address offset not a constant", addr); | |
2550 | } | |
2551 | break; | |
2552 | ||
2553 | case LABEL_REF: | |
2554 | case SYMBOL_REF: | |
2555 | case CONST_INT: | |
2556 | case CONST: | |
2557 | output_addr_const (file, addr); | |
2558 | break; | |
2559 | } | |
2560 | } | |
2561 | ||
2562 | /* Implement TARGET_ASM_OUTPUT_ADDR_CONST_EXTRA. */ | |
2563 | ||
2564 | static bool | |
2565 | xtensa_output_addr_const_extra (FILE *fp, rtx x) | |
2566 | { | |
2567 | if (GET_CODE (x) == UNSPEC && XVECLEN (x, 0) == 1) | |
2568 | { | |
2569 | switch (XINT (x, 1)) | |
2570 | { | |
2571 | case UNSPEC_TPOFF: | |
2572 | output_addr_const (fp, XVECEXP (x, 0, 0)); | |
2573 | fputs ("@TPOFF", fp); | |
2574 | return true; | |
2575 | case UNSPEC_DTPOFF: | |
2576 | output_addr_const (fp, XVECEXP (x, 0, 0)); | |
2577 | fputs ("@DTPOFF", fp); | |
2578 | return true; | |
2579 | case UNSPEC_PLT: | |
2580 | if (flag_pic) | |
2581 | { | |
2582 | output_addr_const (fp, XVECEXP (x, 0, 0)); | |
2583 | fputs ("@PLT", fp); | |
2584 | return true; | |
2585 | } | |
2586 | break; | |
2587 | default: | |
2588 | break; | |
2589 | } | |
2590 | } | |
2591 | return false; | |
2592 | } | |
2593 | ||
2594 | static void | |
2595 | xtensa_output_integer_literal_parts (FILE *file, rtx x, int size) | |
2596 | { | |
2597 | if (size > 4 && !(size & (size - 1))) | |
2598 | { | |
2599 | rtx first, second; | |
2600 | ||
2601 | split_double (x, &first, &second); | |
2602 | xtensa_output_integer_literal_parts (file, first, size / 2); | |
2603 | fputs (", ", file); | |
2604 | xtensa_output_integer_literal_parts (file, second, size / 2); | |
2605 | } | |
2606 | else if (size == 4) | |
2607 | { | |
2608 | output_addr_const (file, x); | |
2609 | } | |
2610 | else | |
2611 | { | |
2612 | gcc_unreachable(); | |
2613 | } | |
2614 | } | |
2615 | ||
2616 | void | |
2617 | xtensa_output_literal (FILE *file, rtx x, machine_mode mode, int labelno) | |
2618 | { | |
2619 | long value_long[2]; | |
2620 | ||
2621 | fprintf (file, "\t.literal .LC%u, ", (unsigned) labelno); | |
2622 | ||
2623 | switch (GET_MODE_CLASS (mode)) | |
2624 | { | |
2625 | case MODE_FLOAT: | |
2626 | gcc_assert (GET_CODE (x) == CONST_DOUBLE); | |
2627 | ||
2628 | switch (mode) | |
2629 | { | |
2630 | case E_SFmode: | |
2631 | REAL_VALUE_TO_TARGET_SINGLE (*CONST_DOUBLE_REAL_VALUE (x), | |
2632 | value_long[0]); | |
2633 | if (HOST_BITS_PER_LONG > 32) | |
2634 | value_long[0] &= 0xffffffff; | |
2635 | fprintf (file, "0x%08lx\n", value_long[0]); | |
2636 | break; | |
2637 | ||
2638 | case E_DFmode: | |
2639 | REAL_VALUE_TO_TARGET_DOUBLE (*CONST_DOUBLE_REAL_VALUE (x), | |
2640 | value_long); | |
2641 | if (HOST_BITS_PER_LONG > 32) | |
2642 | { | |
2643 | value_long[0] &= 0xffffffff; | |
2644 | value_long[1] &= 0xffffffff; | |
2645 | } | |
2646 | fprintf (file, "0x%08lx, 0x%08lx\n", | |
2647 | value_long[0], value_long[1]); | |
2648 | break; | |
2649 | ||
2650 | default: | |
2651 | gcc_unreachable (); | |
2652 | } | |
2653 | ||
2654 | break; | |
2655 | ||
2656 | case MODE_INT: | |
2657 | case MODE_PARTIAL_INT: | |
2658 | xtensa_output_integer_literal_parts (file, x, GET_MODE_SIZE (mode)); | |
2659 | fputs ("\n", file); | |
2660 | break; | |
2661 | ||
2662 | default: | |
2663 | gcc_unreachable (); | |
2664 | } | |
2665 | } | |
2666 | ||
2667 | static bool | |
2668 | xtensa_call_save_reg(int regno) | |
2669 | { | |
2670 | if (TARGET_WINDOWED_ABI) | |
2671 | return false; | |
2672 | ||
2673 | if (regno == A0_REG) | |
2674 | return crtl->profile || !crtl->is_leaf || crtl->calls_eh_return || | |
2675 | df_regs_ever_live_p (regno); | |
2676 | ||
2677 | if (crtl->calls_eh_return && regno >= 2 && regno < 4) | |
2678 | return true; | |
2679 | ||
2680 | return !fixed_regs[regno] && !call_used_regs[regno] && | |
2681 | df_regs_ever_live_p (regno); | |
2682 | } | |
2683 | ||
2684 | /* Return the bytes needed to compute the frame pointer from the current | |
2685 | stack pointer. */ | |
2686 | ||
2687 | #define STACK_BYTES (STACK_BOUNDARY / BITS_PER_UNIT) | |
2688 | #define XTENSA_STACK_ALIGN(LOC) (((LOC) + STACK_BYTES-1) & ~(STACK_BYTES-1)) | |
2689 | ||
2690 | long | |
2691 | compute_frame_size (int size) | |
2692 | { | |
2693 | int regno; | |
2694 | ||
2695 | if (reload_completed && cfun->machine->frame_laid_out) | |
2696 | return cfun->machine->current_frame_size; | |
2697 | ||
2698 | /* Add space for the incoming static chain value. */ | |
2699 | if (cfun->static_chain_decl != NULL) | |
2700 | size += (1 * UNITS_PER_WORD); | |
2701 | ||
2702 | cfun->machine->callee_save_size = 0; | |
2703 | for (regno = 0; regno < FIRST_PSEUDO_REGISTER; ++regno) | |
2704 | { | |
2705 | if (xtensa_call_save_reg(regno)) | |
2706 | cfun->machine->callee_save_size += UNITS_PER_WORD; | |
2707 | } | |
2708 | ||
2709 | cfun->machine->current_frame_size = | |
2710 | XTENSA_STACK_ALIGN (size | |
2711 | + cfun->machine->callee_save_size | |
2712 | + crtl->outgoing_args_size | |
2713 | + (WINDOW_SIZE * UNITS_PER_WORD)); | |
2714 | cfun->machine->callee_save_size = | |
2715 | XTENSA_STACK_ALIGN (cfun->machine->callee_save_size); | |
2716 | cfun->machine->frame_laid_out = true; | |
2717 | return cfun->machine->current_frame_size; | |
2718 | } | |
2719 | ||
2720 | ||
2721 | bool | |
2722 | xtensa_frame_pointer_required (void) | |
2723 | { | |
2724 | /* The code to expand builtin_frame_addr and builtin_return_addr | |
2725 | currently uses the hard_frame_pointer instead of frame_pointer. | |
2726 | This seems wrong but maybe it's necessary for other architectures. | |
2727 | This function is derived from the i386 code. */ | |
2728 | ||
2729 | if (cfun->machine->accesses_prev_frame) | |
2730 | return true; | |
2731 | ||
2732 | return false; | |
2733 | } | |
2734 | ||
2735 | HOST_WIDE_INT | |
2736 | xtensa_initial_elimination_offset (int from, int to ATTRIBUTE_UNUSED) | |
2737 | { | |
2738 | long frame_size = compute_frame_size (get_frame_size ()); | |
2739 | HOST_WIDE_INT offset; | |
2740 | ||
2741 | switch (from) | |
2742 | { | |
2743 | case FRAME_POINTER_REGNUM: | |
2744 | if (FRAME_GROWS_DOWNWARD) | |
2745 | offset = frame_size - (WINDOW_SIZE * UNITS_PER_WORD) | |
2746 | - cfun->machine->callee_save_size; | |
2747 | else | |
2748 | offset = 0; | |
2749 | break; | |
2750 | case ARG_POINTER_REGNUM: | |
2751 | offset = frame_size; | |
2752 | break; | |
2753 | default: | |
2754 | gcc_unreachable (); | |
2755 | } | |
2756 | ||
2757 | return offset; | |
2758 | } | |
2759 | ||
2760 | /* minimum frame = reg save area (4 words) plus static chain (1 word) | |
2761 | and the total number of words must be a multiple of 128 bits. */ | |
2762 | #define MIN_FRAME_SIZE (8 * UNITS_PER_WORD) | |
2763 | ||
2764 | void | |
2765 | xtensa_expand_prologue (void) | |
2766 | { | |
2767 | HOST_WIDE_INT total_size; | |
2768 | rtx_insn *insn = NULL; | |
2769 | rtx note_rtx; | |
2770 | ||
2771 | ||
2772 | total_size = compute_frame_size (get_frame_size ()); | |
2773 | ||
2774 | if (flag_stack_usage_info) | |
2775 | current_function_static_stack_size = total_size; | |
2776 | ||
2777 | if (TARGET_WINDOWED_ABI) | |
2778 | { | |
2779 | if (total_size < (1 << (12+3))) | |
2780 | insn = emit_insn (gen_entry (GEN_INT (total_size))); | |
2781 | else | |
2782 | { | |
2783 | /* Use a8 as a temporary since a0-a7 may be live. */ | |
2784 | rtx tmp_reg = gen_rtx_REG (Pmode, A8_REG); | |
2785 | emit_insn (gen_entry (GEN_INT (MIN_FRAME_SIZE))); | |
2786 | emit_move_insn (tmp_reg, GEN_INT (total_size - MIN_FRAME_SIZE)); | |
2787 | emit_insn (gen_subsi3 (tmp_reg, stack_pointer_rtx, tmp_reg)); | |
2788 | insn = emit_insn (gen_movsi (stack_pointer_rtx, tmp_reg)); | |
2789 | } | |
2790 | } | |
2791 | else | |
2792 | { | |
2793 | int regno; | |
2794 | HOST_WIDE_INT offset = 0; | |
2795 | int callee_save_size = cfun->machine->callee_save_size; | |
2796 | ||
2797 | /* -128 is a limit of single addi instruction. */ | |
2798 | if (total_size > 0 && total_size <= 128) | |
2799 | { | |
2800 | insn = emit_insn (gen_addsi3 (stack_pointer_rtx, stack_pointer_rtx, | |
2801 | GEN_INT (-total_size))); | |
2802 | RTX_FRAME_RELATED_P (insn) = 1; | |
2803 | note_rtx = gen_rtx_SET (stack_pointer_rtx, | |
2804 | plus_constant (Pmode, stack_pointer_rtx, | |
2805 | -total_size)); | |
2806 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2807 | offset = total_size - UNITS_PER_WORD; | |
2808 | } | |
2809 | else if (callee_save_size) | |
2810 | { | |
2811 | /* 1020 is maximal s32i offset, if the frame is bigger than that | |
2812 | * we move sp to the end of callee-saved save area, save and then | |
2813 | * move it to its final location. */ | |
2814 | if (total_size > 1024) | |
2815 | { | |
2816 | insn = emit_insn (gen_addsi3 (stack_pointer_rtx, stack_pointer_rtx, | |
2817 | GEN_INT (-callee_save_size))); | |
2818 | RTX_FRAME_RELATED_P (insn) = 1; | |
2819 | note_rtx = gen_rtx_SET (stack_pointer_rtx, | |
2820 | plus_constant (Pmode, stack_pointer_rtx, | |
2821 | -callee_save_size)); | |
2822 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2823 | offset = callee_save_size - UNITS_PER_WORD; | |
2824 | } | |
2825 | else | |
2826 | { | |
2827 | rtx tmp_reg = gen_rtx_REG (Pmode, A9_REG); | |
2828 | emit_move_insn (tmp_reg, GEN_INT (total_size)); | |
2829 | insn = emit_insn (gen_subsi3 (stack_pointer_rtx, | |
2830 | stack_pointer_rtx, tmp_reg)); | |
2831 | RTX_FRAME_RELATED_P (insn) = 1; | |
2832 | note_rtx = gen_rtx_SET (stack_pointer_rtx, | |
2833 | plus_constant (Pmode, stack_pointer_rtx, | |
2834 | -total_size)); | |
2835 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2836 | offset = total_size - UNITS_PER_WORD; | |
2837 | } | |
2838 | } | |
2839 | ||
2840 | for (regno = 0; regno < FIRST_PSEUDO_REGISTER; ++regno) | |
2841 | { | |
2842 | if (xtensa_call_save_reg(regno)) | |
2843 | { | |
2844 | rtx x = gen_rtx_PLUS (Pmode, stack_pointer_rtx, GEN_INT (offset)); | |
2845 | rtx mem = gen_frame_mem (SImode, x); | |
2846 | rtx reg = gen_rtx_REG (SImode, regno); | |
2847 | ||
2848 | offset -= UNITS_PER_WORD; | |
2849 | insn = emit_move_insn (mem, reg); | |
2850 | RTX_FRAME_RELATED_P (insn) = 1; | |
2851 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, | |
2852 | gen_rtx_SET (mem, reg)); | |
2853 | } | |
2854 | } | |
2855 | if (total_size > 1024) | |
2856 | { | |
2857 | rtx tmp_reg = gen_rtx_REG (Pmode, A9_REG); | |
2858 | emit_move_insn (tmp_reg, GEN_INT (total_size - | |
2859 | callee_save_size)); | |
2860 | insn = emit_insn (gen_subsi3 (stack_pointer_rtx, | |
2861 | stack_pointer_rtx, tmp_reg)); | |
2862 | RTX_FRAME_RELATED_P (insn) = 1; | |
2863 | note_rtx = gen_rtx_SET (stack_pointer_rtx, | |
2864 | plus_constant (Pmode, stack_pointer_rtx, | |
2865 | callee_save_size - | |
2866 | total_size)); | |
2867 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2868 | } | |
2869 | } | |
2870 | ||
2871 | if (frame_pointer_needed) | |
2872 | { | |
2873 | if (cfun->machine->set_frame_ptr_insn) | |
2874 | { | |
2875 | rtx_insn *first; | |
2876 | ||
2877 | push_topmost_sequence (); | |
2878 | first = get_insns (); | |
2879 | pop_topmost_sequence (); | |
2880 | ||
2881 | /* For all instructions prior to set_frame_ptr_insn, replace | |
2882 | hard_frame_pointer references with stack_pointer. */ | |
2883 | for (insn = first; | |
2884 | insn != cfun->machine->set_frame_ptr_insn; | |
2885 | insn = NEXT_INSN (insn)) | |
2886 | { | |
2887 | if (INSN_P (insn)) | |
2888 | { | |
2889 | PATTERN (insn) = replace_rtx (copy_rtx (PATTERN (insn)), | |
2890 | hard_frame_pointer_rtx, | |
2891 | stack_pointer_rtx); | |
2892 | df_insn_rescan (insn); | |
2893 | } | |
2894 | } | |
2895 | } | |
2896 | else | |
2897 | { | |
2898 | insn = emit_insn (gen_movsi (hard_frame_pointer_rtx, | |
2899 | stack_pointer_rtx)); | |
2900 | if (!TARGET_WINDOWED_ABI) | |
2901 | { | |
2902 | note_rtx = gen_rtx_SET (hard_frame_pointer_rtx, | |
2903 | stack_pointer_rtx); | |
2904 | RTX_FRAME_RELATED_P (insn) = 1; | |
2905 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2906 | } | |
2907 | } | |
2908 | } | |
2909 | ||
2910 | if (TARGET_WINDOWED_ABI) | |
2911 | { | |
2912 | /* Create a note to describe the CFA. Because this is only used to set | |
2913 | DW_AT_frame_base for debug info, don't bother tracking changes through | |
2914 | each instruction in the prologue. It just takes up space. */ | |
2915 | note_rtx = gen_rtx_SET ((frame_pointer_needed | |
2916 | ? hard_frame_pointer_rtx | |
2917 | : stack_pointer_rtx), | |
2918 | plus_constant (Pmode, stack_pointer_rtx, | |
2919 | -total_size)); | |
2920 | RTX_FRAME_RELATED_P (insn) = 1; | |
2921 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note_rtx); | |
2922 | } | |
2923 | } | |
2924 | ||
2925 | void | |
2926 | xtensa_expand_epilogue (void) | |
2927 | { | |
2928 | if (!TARGET_WINDOWED_ABI) | |
2929 | { | |
2930 | int regno; | |
2931 | HOST_WIDE_INT offset; | |
2932 | ||
2933 | if (cfun->machine->current_frame_size > (frame_pointer_needed ? 127 : 1024)) | |
2934 | { | |
2935 | rtx tmp_reg = gen_rtx_REG (Pmode, A9_REG); | |
2936 | emit_move_insn (tmp_reg, GEN_INT (cfun->machine->current_frame_size - | |
2937 | cfun->machine->callee_save_size)); | |
2938 | emit_insn (gen_addsi3 (stack_pointer_rtx, frame_pointer_needed ? | |
2939 | hard_frame_pointer_rtx : stack_pointer_rtx, | |
2940 | tmp_reg)); | |
2941 | offset = cfun->machine->callee_save_size - UNITS_PER_WORD; | |
2942 | } | |
2943 | else | |
2944 | { | |
2945 | if (frame_pointer_needed) | |
2946 | emit_move_insn (stack_pointer_rtx, hard_frame_pointer_rtx); | |
2947 | offset = cfun->machine->current_frame_size - UNITS_PER_WORD; | |
2948 | } | |
2949 | ||
2950 | /* Prevent reordering of saved a0 update and loading it back from | |
2951 | the save area. */ | |
2952 | if (crtl->calls_eh_return) | |
2953 | emit_insn (gen_blockage ()); | |
2954 | ||
2955 | for (regno = 0; regno < FIRST_PSEUDO_REGISTER; ++regno) | |
2956 | { | |
2957 | if (xtensa_call_save_reg(regno)) | |
2958 | { | |
2959 | rtx x = gen_rtx_PLUS (Pmode, stack_pointer_rtx, GEN_INT (offset)); | |
2960 | ||
2961 | offset -= UNITS_PER_WORD; | |
2962 | emit_move_insn (gen_rtx_REG (SImode, regno), | |
2963 | gen_frame_mem (SImode, x)); | |
2964 | } | |
2965 | } | |
2966 | ||
2967 | if (cfun->machine->current_frame_size > 0) | |
2968 | { | |
2969 | if (frame_pointer_needed || /* always reachable with addi */ | |
2970 | cfun->machine->current_frame_size > 1024 || | |
2971 | cfun->machine->current_frame_size <= 127) | |
2972 | { | |
2973 | if (cfun->machine->current_frame_size <= 127) | |
2974 | offset = cfun->machine->current_frame_size; | |
2975 | else | |
2976 | offset = cfun->machine->callee_save_size; | |
2977 | ||
2978 | emit_insn (gen_addsi3 (stack_pointer_rtx, | |
2979 | stack_pointer_rtx, | |
2980 | GEN_INT (offset))); | |
2981 | } | |
2982 | else | |
2983 | { | |
2984 | rtx tmp_reg = gen_rtx_REG (Pmode, A9_REG); | |
2985 | emit_move_insn (tmp_reg, | |
2986 | GEN_INT (cfun->machine->current_frame_size)); | |
2987 | emit_insn (gen_addsi3 (stack_pointer_rtx, stack_pointer_rtx, | |
2988 | tmp_reg)); | |
2989 | } | |
2990 | } | |
2991 | ||
2992 | if (crtl->calls_eh_return) | |
2993 | emit_insn (gen_add3_insn (stack_pointer_rtx, | |
2994 | stack_pointer_rtx, | |
2995 | EH_RETURN_STACKADJ_RTX)); | |
2996 | } | |
2997 | cfun->machine->epilogue_done = true; | |
2998 | emit_jump_insn (gen_return ()); | |
2999 | } | |
3000 | ||
3001 | bool | |
3002 | xtensa_use_return_instruction_p (void) | |
3003 | { | |
3004 | if (!reload_completed) | |
3005 | return false; | |
3006 | if (TARGET_WINDOWED_ABI) | |
3007 | return true; | |
3008 | if (compute_frame_size (get_frame_size ()) == 0) | |
3009 | return true; | |
3010 | return cfun->machine->epilogue_done; | |
3011 | } | |
3012 | ||
3013 | void | |
3014 | xtensa_set_return_address (rtx address, rtx scratch) | |
3015 | { | |
3016 | HOST_WIDE_INT total_size = compute_frame_size (get_frame_size ()); | |
3017 | rtx frame = frame_pointer_needed ? | |
3018 | hard_frame_pointer_rtx : stack_pointer_rtx; | |
3019 | rtx a0_addr = plus_constant (Pmode, frame, | |
3020 | total_size - UNITS_PER_WORD); | |
3021 | rtx note = gen_rtx_SET (gen_frame_mem (SImode, a0_addr), | |
3022 | gen_rtx_REG (SImode, A0_REG)); | |
3023 | rtx insn; | |
3024 | ||
3025 | if (total_size > 1024) { | |
3026 | emit_move_insn (scratch, GEN_INT (total_size - UNITS_PER_WORD)); | |
3027 | emit_insn (gen_addsi3 (scratch, frame, scratch)); | |
3028 | a0_addr = scratch; | |
3029 | } | |
3030 | ||
3031 | insn = emit_move_insn (gen_frame_mem (SImode, a0_addr), address); | |
3032 | RTX_FRAME_RELATED_P (insn) = 1; | |
3033 | add_reg_note (insn, REG_FRAME_RELATED_EXPR, note); | |
3034 | } | |
3035 | ||
3036 | rtx | |
3037 | xtensa_return_addr (int count, rtx frame) | |
3038 | { | |
3039 | rtx result, retaddr, curaddr, label; | |
3040 | ||
3041 | if (!TARGET_WINDOWED_ABI) | |
3042 | { | |
3043 | if (count != 0) | |
3044 | return const0_rtx; | |
3045 | ||
3046 | return get_hard_reg_initial_val (Pmode, A0_REG); | |
3047 | } | |
3048 | ||
3049 | if (count == -1) | |
3050 | retaddr = gen_rtx_REG (Pmode, A0_REG); | |
3051 | else | |
3052 | { | |
3053 | rtx addr = plus_constant (Pmode, frame, -4 * UNITS_PER_WORD); | |
3054 | addr = memory_address (Pmode, addr); | |
3055 | retaddr = gen_reg_rtx (Pmode); | |
3056 | emit_move_insn (retaddr, gen_rtx_MEM (Pmode, addr)); | |
3057 | } | |
3058 | ||
3059 | /* The 2 most-significant bits of the return address on Xtensa hold | |
3060 | the register window size. To get the real return address, these | |
3061 | bits must be replaced with the high bits from some address in the | |
3062 | code. */ | |
3063 | ||
3064 | /* Get the 2 high bits of a local label in the code. */ | |
3065 | curaddr = gen_reg_rtx (Pmode); | |
3066 | label = gen_label_rtx (); | |
3067 | emit_label (label); | |
3068 | LABEL_PRESERVE_P (label) = 1; | |
3069 | emit_move_insn (curaddr, gen_rtx_LABEL_REF (Pmode, label)); | |
3070 | emit_insn (gen_lshrsi3 (curaddr, curaddr, GEN_INT (30))); | |
3071 | emit_insn (gen_ashlsi3 (curaddr, curaddr, GEN_INT (30))); | |
3072 | ||
3073 | /* Clear the 2 high bits of the return address. */ | |
3074 | result = gen_reg_rtx (Pmode); | |
3075 | emit_insn (gen_ashlsi3 (result, retaddr, GEN_INT (2))); | |
3076 | emit_insn (gen_lshrsi3 (result, result, GEN_INT (2))); | |
3077 | ||
3078 | /* Combine them to get the result. */ | |
3079 | emit_insn (gen_iorsi3 (result, result, curaddr)); | |
3080 | return result; | |
3081 | } | |
3082 | ||
3083 | /* Disable the use of word-sized or smaller complex modes for structures, | |
3084 | and for function arguments in particular, where they cause problems with | |
3085 | register a7. The xtensa_copy_incoming_a7 function assumes that there is | |
3086 | a single reference to an argument in a7, but with small complex modes the | |
3087 | real and imaginary components may be extracted separately, leading to two | |
3088 | uses of the register, only one of which would be replaced. */ | |
3089 | ||
3090 | static bool | |
3091 | xtensa_member_type_forces_blk (const_tree, machine_mode mode) | |
3092 | { | |
3093 | return mode == CQImode || mode == CHImode; | |
3094 | } | |
3095 | ||
3096 | /* Create the va_list data type. | |
3097 | ||
3098 | This structure is set up by __builtin_saveregs. The __va_reg field | |
3099 | points to a stack-allocated region holding the contents of the | |
3100 | incoming argument registers. The __va_ndx field is an index | |
3101 | initialized to the position of the first unnamed (variable) | |
3102 | argument. This same index is also used to address the arguments | |
3103 | passed in memory. Thus, the __va_stk field is initialized to point | |
3104 | to the position of the first argument in memory offset to account | |
3105 | for the arguments passed in registers and to account for the size | |
3106 | of the argument registers not being 16-byte aligned. E.G., there | |
3107 | are 6 argument registers of 4 bytes each, but we want the __va_ndx | |
3108 | for the first stack argument to have the maximal alignment of 16 | |
3109 | bytes, so we offset the __va_stk address by 32 bytes so that | |
3110 | __va_stk[32] references the first argument on the stack. */ | |
3111 | ||
3112 | static tree | |
3113 | xtensa_build_builtin_va_list (void) | |
3114 | { | |
3115 | tree f_stk, f_reg, f_ndx, record, type_decl; | |
3116 | ||
3117 | record = (*lang_hooks.types.make_type) (RECORD_TYPE); | |
3118 | type_decl = build_decl (BUILTINS_LOCATION, | |
3119 | TYPE_DECL, get_identifier ("__va_list_tag"), record); | |
3120 | ||
3121 | f_stk = build_decl (BUILTINS_LOCATION, | |
3122 | FIELD_DECL, get_identifier ("__va_stk"), | |
3123 | ptr_type_node); | |
3124 | f_reg = build_decl (BUILTINS_LOCATION, | |
3125 | FIELD_DECL, get_identifier ("__va_reg"), | |
3126 | ptr_type_node); | |
3127 | f_ndx = build_decl (BUILTINS_LOCATION, | |
3128 | FIELD_DECL, get_identifier ("__va_ndx"), | |
3129 | integer_type_node); | |
3130 | ||
3131 | DECL_FIELD_CONTEXT (f_stk) = record; | |
3132 | DECL_FIELD_CONTEXT (f_reg) = record; | |
3133 | DECL_FIELD_CONTEXT (f_ndx) = record; | |
3134 | ||
3135 | TYPE_STUB_DECL (record) = type_decl; | |
3136 | TYPE_NAME (record) = type_decl; | |
3137 | TYPE_FIELDS (record) = f_stk; | |
3138 | DECL_CHAIN (f_stk) = f_reg; | |
3139 | DECL_CHAIN (f_reg) = f_ndx; | |
3140 | ||
3141 | layout_type (record); | |
3142 | return record; | |
3143 | } | |
3144 | ||
3145 | ||
3146 | /* Save the incoming argument registers on the stack. Returns the | |
3147 | address of the saved registers. */ | |
3148 | ||
3149 | static rtx | |
3150 | xtensa_builtin_saveregs (void) | |
3151 | { | |
3152 | rtx gp_regs; | |
3153 | int arg_words = crtl->args.info.arg_words; | |
3154 | int gp_left = MAX_ARGS_IN_REGISTERS - arg_words; | |
3155 | ||
3156 | if (gp_left <= 0) | |
3157 | return const0_rtx; | |
3158 | ||
3159 | /* Allocate the general-purpose register space. */ | |
3160 | gp_regs = assign_stack_local | |
3161 | (BLKmode, MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD, -1); | |
3162 | set_mem_alias_set (gp_regs, get_varargs_alias_set ()); | |
3163 | ||
3164 | /* Now store the incoming registers. */ | |
3165 | cfun->machine->need_a7_copy = TARGET_WINDOWED_ABI; | |
3166 | cfun->machine->vararg_a7 = true; | |
3167 | move_block_from_reg (GP_ARG_FIRST + arg_words, | |
3168 | adjust_address (gp_regs, BLKmode, | |
3169 | arg_words * UNITS_PER_WORD), | |
3170 | gp_left); | |
3171 | if (cfun->machine->vararg_a7_copy != 0) | |
3172 | emit_insn_before (cfun->machine->vararg_a7_copy, get_insns ()); | |
3173 | ||
3174 | return XEXP (gp_regs, 0); | |
3175 | } | |
3176 | ||
3177 | ||
3178 | /* Implement `va_start' for varargs and stdarg. We look at the | |
3179 | current function to fill in an initial va_list. */ | |
3180 | ||
3181 | static void | |
3182 | xtensa_va_start (tree valist, rtx nextarg ATTRIBUTE_UNUSED) | |
3183 | { | |
3184 | tree f_stk, stk; | |
3185 | tree f_reg, reg; | |
3186 | tree f_ndx, ndx; | |
3187 | tree t, u; | |
3188 | int arg_words; | |
3189 | ||
3190 | arg_words = crtl->args.info.arg_words; | |
3191 | ||
3192 | f_stk = TYPE_FIELDS (va_list_type_node); | |
3193 | f_reg = DECL_CHAIN (f_stk); | |
3194 | f_ndx = DECL_CHAIN (f_reg); | |
3195 | ||
3196 | stk = build3 (COMPONENT_REF, TREE_TYPE (f_stk), valist, f_stk, NULL_TREE); | |
3197 | reg = build3 (COMPONENT_REF, TREE_TYPE (f_reg), unshare_expr (valist), | |
3198 | f_reg, NULL_TREE); | |
3199 | ndx = build3 (COMPONENT_REF, TREE_TYPE (f_ndx), unshare_expr (valist), | |
3200 | f_ndx, NULL_TREE); | |
3201 | ||
3202 | /* Call __builtin_saveregs; save the result in __va_reg */ | |
3203 | u = make_tree (sizetype, expand_builtin_saveregs ()); | |
3204 | u = fold_convert (ptr_type_node, u); | |
3205 | t = build2 (MODIFY_EXPR, ptr_type_node, reg, u); | |
3206 | TREE_SIDE_EFFECTS (t) = 1; | |
3207 | expand_expr (t, const0_rtx, VOIDmode, EXPAND_NORMAL); | |
3208 | ||
3209 | /* Set the __va_stk member to ($arg_ptr - 32). */ | |
3210 | u = make_tree (ptr_type_node, virtual_incoming_args_rtx); | |
3211 | u = fold_build_pointer_plus_hwi (u, -32); | |
3212 | t = build2 (MODIFY_EXPR, ptr_type_node, stk, u); | |
3213 | TREE_SIDE_EFFECTS (t) = 1; | |
3214 | expand_expr (t, const0_rtx, VOIDmode, EXPAND_NORMAL); | |
3215 | ||
3216 | /* Set the __va_ndx member. If the first variable argument is on | |
3217 | the stack, adjust __va_ndx by 2 words to account for the extra | |
3218 | alignment offset for __va_stk. */ | |
3219 | if (arg_words >= MAX_ARGS_IN_REGISTERS) | |
3220 | arg_words += 2; | |
3221 | t = build2 (MODIFY_EXPR, integer_type_node, ndx, | |
3222 | build_int_cst (integer_type_node, arg_words * UNITS_PER_WORD)); | |
3223 | TREE_SIDE_EFFECTS (t) = 1; | |
3224 | expand_expr (t, const0_rtx, VOIDmode, EXPAND_NORMAL); | |
3225 | } | |
3226 | ||
3227 | ||
3228 | /* Implement `va_arg'. */ | |
3229 | ||
3230 | static tree | |
3231 | xtensa_gimplify_va_arg_expr (tree valist, tree type, gimple_seq *pre_p, | |
3232 | gimple_seq *post_p ATTRIBUTE_UNUSED) | |
3233 | { | |
3234 | tree f_stk, stk; | |
3235 | tree f_reg, reg; | |
3236 | tree f_ndx, ndx; | |
3237 | tree type_size, array, orig_ndx, addr, size, va_size, t; | |
3238 | tree lab_false, lab_over, lab_false2; | |
3239 | bool indirect; | |
3240 | ||
3241 | indirect = pass_by_reference (NULL, TYPE_MODE (type), type, false); | |
3242 | if (indirect) | |
3243 | type = build_pointer_type (type); | |
3244 | ||
3245 | /* Handle complex values as separate real and imaginary parts. */ | |
3246 | if (TREE_CODE (type) == COMPLEX_TYPE) | |
3247 | { | |
3248 | tree real_part, imag_part; | |
3249 | ||
3250 | real_part = xtensa_gimplify_va_arg_expr (valist, TREE_TYPE (type), | |
3251 | pre_p, NULL); | |
3252 | real_part = get_initialized_tmp_var (real_part, pre_p, NULL); | |
3253 | ||
3254 | imag_part = xtensa_gimplify_va_arg_expr (unshare_expr (valist), | |
3255 | TREE_TYPE (type), | |
3256 | pre_p, NULL); | |
3257 | imag_part = get_initialized_tmp_var (imag_part, pre_p, NULL); | |
3258 | ||
3259 | return build2 (COMPLEX_EXPR, type, real_part, imag_part); | |
3260 | } | |
3261 | ||
3262 | f_stk = TYPE_FIELDS (va_list_type_node); | |
3263 | f_reg = DECL_CHAIN (f_stk); | |
3264 | f_ndx = DECL_CHAIN (f_reg); | |
3265 | ||
3266 | stk = build3 (COMPONENT_REF, TREE_TYPE (f_stk), valist, | |
3267 | f_stk, NULL_TREE); | |
3268 | reg = build3 (COMPONENT_REF, TREE_TYPE (f_reg), unshare_expr (valist), | |
3269 | f_reg, NULL_TREE); | |
3270 | ndx = build3 (COMPONENT_REF, TREE_TYPE (f_ndx), unshare_expr (valist), | |
3271 | f_ndx, NULL_TREE); | |
3272 | ||
3273 | type_size = size_in_bytes (type); | |
3274 | va_size = round_up (type_size, UNITS_PER_WORD); | |
3275 | gimplify_expr (&va_size, pre_p, NULL, is_gimple_val, fb_rvalue); | |
3276 | ||
3277 | ||
3278 | /* First align __va_ndx if necessary for this arg: | |
3279 | ||
3280 | orig_ndx = (AP).__va_ndx; | |
3281 | if (__alignof__ (TYPE) > 4 ) | |
3282 | orig_ndx = ((orig_ndx + __alignof__ (TYPE) - 1) | |
3283 | & -__alignof__ (TYPE)); */ | |
3284 | ||
3285 | orig_ndx = get_initialized_tmp_var (ndx, pre_p, NULL); | |
3286 | ||
3287 | if (TYPE_ALIGN (type) > BITS_PER_WORD) | |
3288 | { | |
3289 | int align = MIN (TYPE_ALIGN (type), STACK_BOUNDARY) / BITS_PER_UNIT; | |
3290 | ||
3291 | t = build2 (PLUS_EXPR, integer_type_node, unshare_expr (orig_ndx), | |
3292 | build_int_cst (integer_type_node, align - 1)); | |
3293 | t = build2 (BIT_AND_EXPR, integer_type_node, t, | |
3294 | build_int_cst (integer_type_node, -align)); | |
3295 | gimplify_assign (unshare_expr (orig_ndx), t, pre_p); | |
3296 | } | |
3297 | ||
3298 | ||
3299 | /* Increment __va_ndx to point past the argument: | |
3300 | ||
3301 | (AP).__va_ndx = orig_ndx + __va_size (TYPE); */ | |
3302 | ||
3303 | t = fold_convert (integer_type_node, va_size); | |
3304 | t = build2 (PLUS_EXPR, integer_type_node, orig_ndx, t); | |
3305 | gimplify_assign (unshare_expr (ndx), t, pre_p); | |
3306 | ||
3307 | ||
3308 | /* Check if the argument is in registers: | |
3309 | ||
3310 | if ((AP).__va_ndx <= __MAX_ARGS_IN_REGISTERS * 4 | |
3311 | && !must_pass_in_stack (type)) | |
3312 | __array = (AP).__va_reg; */ | |
3313 | ||
3314 | array = create_tmp_var (ptr_type_node); | |
3315 | ||
3316 | lab_over = NULL; | |
3317 | if (!targetm.calls.must_pass_in_stack (TYPE_MODE (type), type)) | |
3318 | { | |
3319 | lab_false = create_artificial_label (UNKNOWN_LOCATION); | |
3320 | lab_over = create_artificial_label (UNKNOWN_LOCATION); | |
3321 | ||
3322 | t = build2 (GT_EXPR, boolean_type_node, unshare_expr (ndx), | |
3323 | build_int_cst (integer_type_node, | |
3324 | MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD)); | |
3325 | t = build3 (COND_EXPR, void_type_node, t, | |
3326 | build1 (GOTO_EXPR, void_type_node, lab_false), | |
3327 | NULL_TREE); | |
3328 | gimplify_and_add (t, pre_p); | |
3329 | ||
3330 | gimplify_assign (unshare_expr (array), reg, pre_p); | |
3331 | ||
3332 | t = build1 (GOTO_EXPR, void_type_node, lab_over); | |
3333 | gimplify_and_add (t, pre_p); | |
3334 | ||
3335 | t = build1 (LABEL_EXPR, void_type_node, lab_false); | |
3336 | gimplify_and_add (t, pre_p); | |
3337 | } | |
3338 | ||
3339 | ||
3340 | /* ...otherwise, the argument is on the stack (never split between | |
3341 | registers and the stack -- change __va_ndx if necessary): | |
3342 | ||
3343 | else | |
3344 | { | |
3345 | if (orig_ndx <= __MAX_ARGS_IN_REGISTERS * 4) | |
3346 | (AP).__va_ndx = 32 + __va_size (TYPE); | |
3347 | __array = (AP).__va_stk; | |
3348 | } */ | |
3349 | ||
3350 | lab_false2 = create_artificial_label (UNKNOWN_LOCATION); | |
3351 | ||
3352 | t = build2 (GT_EXPR, boolean_type_node, unshare_expr (orig_ndx), | |
3353 | build_int_cst (integer_type_node, | |
3354 | MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD)); | |
3355 | t = build3 (COND_EXPR, void_type_node, t, | |
3356 | build1 (GOTO_EXPR, void_type_node, lab_false2), | |
3357 | NULL_TREE); | |
3358 | gimplify_and_add (t, pre_p); | |
3359 | ||
3360 | t = size_binop (PLUS_EXPR, unshare_expr (va_size), size_int (32)); | |
3361 | t = fold_convert (integer_type_node, t); | |
3362 | gimplify_assign (unshare_expr (ndx), t, pre_p); | |
3363 | ||
3364 | t = build1 (LABEL_EXPR, void_type_node, lab_false2); | |
3365 | gimplify_and_add (t, pre_p); | |
3366 | ||
3367 | gimplify_assign (array, stk, pre_p); | |
3368 | ||
3369 | if (lab_over) | |
3370 | { | |
3371 | t = build1 (LABEL_EXPR, void_type_node, lab_over); | |
3372 | gimplify_and_add (t, pre_p); | |
3373 | } | |
3374 | ||
3375 | ||
3376 | /* Given the base array pointer (__array) and index to the subsequent | |
3377 | argument (__va_ndx), find the address: | |
3378 | ||
3379 | __array + (AP).__va_ndx - (BYTES_BIG_ENDIAN && sizeof (TYPE) < 4 | |
3380 | ? sizeof (TYPE) | |
3381 | : __va_size (TYPE)) | |
3382 | ||
3383 | The results are endian-dependent because values smaller than one word | |
3384 | are aligned differently. */ | |
3385 | ||
3386 | ||
3387 | if (BYTES_BIG_ENDIAN && TREE_CODE (type_size) == INTEGER_CST) | |
3388 | { | |
3389 | t = fold_build2 (GE_EXPR, boolean_type_node, unshare_expr (type_size), | |
3390 | size_int (PARM_BOUNDARY / BITS_PER_UNIT)); | |
3391 | t = fold_build3 (COND_EXPR, sizetype, t, unshare_expr (va_size), | |
3392 | unshare_expr (type_size)); | |
3393 | size = t; | |
3394 | } | |
3395 | else | |
3396 | size = unshare_expr (va_size); | |
3397 | ||
3398 | t = fold_convert (sizetype, unshare_expr (ndx)); | |
3399 | t = build2 (MINUS_EXPR, sizetype, t, size); | |
3400 | addr = fold_build_pointer_plus (unshare_expr (array), t); | |
3401 | ||
3402 | addr = fold_convert (build_pointer_type (type), addr); | |
3403 | if (indirect) | |
3404 | addr = build_va_arg_indirect_ref (addr); | |
3405 | return build_va_arg_indirect_ref (addr); | |
3406 | } | |
3407 | ||
3408 | ||
3409 | /* Builtins. */ | |
3410 | ||
3411 | enum xtensa_builtin | |
3412 | { | |
3413 | XTENSA_BUILTIN_UMULSIDI3, | |
3414 | XTENSA_BUILTIN_max | |
3415 | }; | |
3416 | ||
3417 | ||
3418 | static void | |
3419 | xtensa_init_builtins (void) | |
3420 | { | |
3421 | tree ftype, decl; | |
3422 | ||
3423 | ftype = build_function_type_list (unsigned_intDI_type_node, | |
3424 | unsigned_intSI_type_node, | |
3425 | unsigned_intSI_type_node, NULL_TREE); | |
3426 | ||
3427 | decl = add_builtin_function ("__builtin_umulsidi3", ftype, | |
3428 | XTENSA_BUILTIN_UMULSIDI3, BUILT_IN_MD, | |
3429 | "__umulsidi3", NULL_TREE); | |
3430 | TREE_NOTHROW (decl) = 1; | |
3431 | TREE_READONLY (decl) = 1; | |
3432 | } | |
3433 | ||
3434 | ||
3435 | static tree | |
3436 | xtensa_fold_builtin (tree fndecl, int n_args ATTRIBUTE_UNUSED, tree *args, | |
3437 | bool ignore ATTRIBUTE_UNUSED) | |
3438 | { | |
3439 | unsigned int fcode = DECL_FUNCTION_CODE (fndecl); | |
3440 | tree arg0, arg1; | |
3441 | ||
3442 | switch (fcode) | |
3443 | { | |
3444 | case XTENSA_BUILTIN_UMULSIDI3: | |
3445 | arg0 = args[0]; | |
3446 | arg1 = args[1]; | |
3447 | if ((TREE_CODE (arg0) == INTEGER_CST && TREE_CODE (arg1) == INTEGER_CST) | |
3448 | || TARGET_MUL32_HIGH) | |
3449 | return fold_build2 (MULT_EXPR, unsigned_intDI_type_node, | |
3450 | fold_convert (unsigned_intDI_type_node, arg0), | |
3451 | fold_convert (unsigned_intDI_type_node, arg1)); | |
3452 | break; | |
3453 | ||
3454 | default: | |
3455 | internal_error ("bad builtin code"); | |
3456 | break; | |
3457 | } | |
3458 | ||
3459 | return NULL; | |
3460 | } | |
3461 | ||
3462 | ||
3463 | static rtx | |
3464 | xtensa_expand_builtin (tree exp, rtx target, | |
3465 | rtx subtarget ATTRIBUTE_UNUSED, | |
3466 | machine_mode mode ATTRIBUTE_UNUSED, | |
3467 | int ignore) | |
3468 | { | |
3469 | tree fndecl = TREE_OPERAND (CALL_EXPR_FN (exp), 0); | |
3470 | unsigned int fcode = DECL_FUNCTION_CODE (fndecl); | |
3471 | ||
3472 | switch (fcode) | |
3473 | { | |
3474 | case XTENSA_BUILTIN_UMULSIDI3: | |
3475 | /* The umulsidi3 builtin is just a mechanism to avoid calling the real | |
3476 | __umulsidi3 function when the Xtensa configuration can directly | |
3477 | implement it. If not, just call the function. */ | |
3478 | return expand_call (exp, target, ignore); | |
3479 | ||
3480 | default: | |
3481 | internal_error ("bad builtin code"); | |
3482 | } | |
3483 | return NULL_RTX; | |
3484 | } | |
3485 | ||
3486 | /* Worker function for TARGET_PREFERRED_RELOAD_CLASS. */ | |
3487 | ||
3488 | static reg_class_t | |
3489 | xtensa_preferred_reload_class (rtx x, reg_class_t rclass) | |
3490 | { | |
3491 | if (CONSTANT_P (x) && CONST_DOUBLE_P (x)) | |
3492 | return NO_REGS; | |
3493 | ||
3494 | /* Don't use the stack pointer or hard frame pointer for reloads! | |
3495 | The hard frame pointer would normally be OK except that it may | |
3496 | briefly hold an incoming argument in the prologue, and reload | |
3497 | won't know that it is live because the hard frame pointer is | |
3498 | treated specially. */ | |
3499 | ||
3500 | if (rclass == AR_REGS || rclass == GR_REGS) | |
3501 | return RL_REGS; | |
3502 | ||
3503 | return rclass; | |
3504 | } | |
3505 | ||
3506 | /* Worker function for TARGET_PREFERRED_OUTPUT_RELOAD_CLASS. */ | |
3507 | ||
3508 | static reg_class_t | |
3509 | xtensa_preferred_output_reload_class (rtx x ATTRIBUTE_UNUSED, | |
3510 | reg_class_t rclass) | |
3511 | { | |
3512 | /* Don't use the stack pointer or hard frame pointer for reloads! | |
3513 | The hard frame pointer would normally be OK except that it may | |
3514 | briefly hold an incoming argument in the prologue, and reload | |
3515 | won't know that it is live because the hard frame pointer is | |
3516 | treated specially. */ | |
3517 | ||
3518 | if (rclass == AR_REGS || rclass == GR_REGS) | |
3519 | return RL_REGS; | |
3520 | ||
3521 | return rclass; | |
3522 | } | |
3523 | ||
3524 | /* Worker function for TARGET_SECONDARY_RELOAD. */ | |
3525 | ||
3526 | static reg_class_t | |
3527 | xtensa_secondary_reload (bool in_p, rtx x, reg_class_t rclass, | |
3528 | machine_mode mode, secondary_reload_info *sri) | |
3529 | { | |
3530 | int regno; | |
3531 | ||
3532 | if (in_p && constantpool_mem_p (x)) | |
3533 | { | |
3534 | if (rclass == FP_REGS) | |
3535 | return RL_REGS; | |
3536 | ||
3537 | if (mode == QImode) | |
3538 | sri->icode = CODE_FOR_reloadqi_literal; | |
3539 | else if (mode == HImode) | |
3540 | sri->icode = CODE_FOR_reloadhi_literal; | |
3541 | } | |
3542 | ||
3543 | regno = xt_true_regnum (x); | |
3544 | if (ACC_REG_P (regno)) | |
3545 | return ((rclass == GR_REGS || rclass == RL_REGS) ? NO_REGS : RL_REGS); | |
3546 | if (rclass == ACC_REG) | |
3547 | return (GP_REG_P (regno) ? NO_REGS : RL_REGS); | |
3548 | ||
3549 | return NO_REGS; | |
3550 | } | |
3551 | ||
3552 | ||
3553 | void | |
3554 | order_regs_for_local_alloc (void) | |
3555 | { | |
3556 | if (!leaf_function_p ()) | |
3557 | { | |
3558 | static const int reg_nonleaf_alloc_order[FIRST_PSEUDO_REGISTER] = | |
3559 | REG_ALLOC_ORDER; | |
3560 | static const int reg_nonleaf_alloc_order_call0[FIRST_PSEUDO_REGISTER] = | |
3561 | { | |
3562 | 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 12, 13, 14, 15, | |
3563 | 18, | |
3564 | 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, | |
3565 | 0, 1, 16, 17, | |
3566 | 35, | |
3567 | }; | |
3568 | ||
3569 | memcpy (reg_alloc_order, TARGET_WINDOWED_ABI ? | |
3570 | reg_nonleaf_alloc_order : reg_nonleaf_alloc_order_call0, | |
3571 | FIRST_PSEUDO_REGISTER * sizeof (int)); | |
3572 | } | |
3573 | else | |
3574 | { | |
3575 | int i, num_arg_regs; | |
3576 | int nxt = 0; | |
3577 | ||
3578 | /* Use the AR registers in increasing order (skipping a0 and a1) | |
3579 | but save the incoming argument registers for a last resort. */ | |
3580 | num_arg_regs = crtl->args.info.arg_words; | |
3581 | if (num_arg_regs > MAX_ARGS_IN_REGISTERS) | |
3582 | num_arg_regs = MAX_ARGS_IN_REGISTERS; | |
3583 | for (i = GP_ARG_FIRST; i < 16 - num_arg_regs; i++) | |
3584 | reg_alloc_order[nxt++] = i + num_arg_regs; | |
3585 | for (i = 0; i < num_arg_regs; i++) | |
3586 | reg_alloc_order[nxt++] = GP_ARG_FIRST + i; | |
3587 | ||
3588 | /* List the coprocessor registers in order. */ | |
3589 | for (i = 0; i < BR_REG_NUM; i++) | |
3590 | reg_alloc_order[nxt++] = BR_REG_FIRST + i; | |
3591 | ||
3592 | /* List the FP registers in order for now. */ | |
3593 | for (i = 0; i < 16; i++) | |
3594 | reg_alloc_order[nxt++] = FP_REG_FIRST + i; | |
3595 | ||
3596 | /* GCC requires that we list *all* the registers.... */ | |
3597 | reg_alloc_order[nxt++] = 0; /* a0 = return address */ | |
3598 | reg_alloc_order[nxt++] = 1; /* a1 = stack pointer */ | |
3599 | reg_alloc_order[nxt++] = 16; /* pseudo frame pointer */ | |
3600 | reg_alloc_order[nxt++] = 17; /* pseudo arg pointer */ | |
3601 | ||
3602 | reg_alloc_order[nxt++] = ACC_REG_FIRST; /* MAC16 accumulator */ | |
3603 | } | |
3604 | } | |
3605 | ||
3606 | ||
3607 | /* Some Xtensa targets support multiple bss sections. If the section | |
3608 | name ends with ".bss", add SECTION_BSS to the flags. */ | |
3609 | ||
3610 | static unsigned int | |
3611 | xtensa_multibss_section_type_flags (tree decl, const char *name, int reloc) | |
3612 | { | |
3613 | unsigned int flags = default_section_type_flags (decl, name, reloc); | |
3614 | const char *suffix; | |
3615 | ||
3616 | suffix = strrchr (name, '.'); | |
3617 | if (suffix && strcmp (suffix, ".bss") == 0) | |
3618 | { | |
3619 | if (!decl || (TREE_CODE (decl) == VAR_DECL | |
3620 | && DECL_INITIAL (decl) == NULL_TREE)) | |
3621 | flags |= SECTION_BSS; /* @nobits */ | |
3622 | else | |
3623 | warning (0, "only uninitialized variables can be placed in a " | |
3624 | ".bss section"); | |
3625 | } | |
3626 | ||
3627 | return flags; | |
3628 | } | |
3629 | ||
3630 | ||
3631 | /* The literal pool stays with the function. */ | |
3632 | ||
3633 | static section * | |
3634 | xtensa_select_rtx_section (machine_mode mode ATTRIBUTE_UNUSED, | |
3635 | rtx x ATTRIBUTE_UNUSED, | |
3636 | unsigned HOST_WIDE_INT align ATTRIBUTE_UNUSED) | |
3637 | { | |
3638 | return function_section (current_function_decl); | |
3639 | } | |
3640 | ||
3641 | /* Worker function for TARGET_REGISTER_MOVE_COST. */ | |
3642 | ||
3643 | static int | |
3644 | xtensa_register_move_cost (machine_mode mode ATTRIBUTE_UNUSED, | |
3645 | reg_class_t from, reg_class_t to) | |
3646 | { | |
3647 | if (from == to && from != BR_REGS && to != BR_REGS) | |
3648 | return 2; | |
3649 | else if (reg_class_subset_p (from, AR_REGS) | |
3650 | && reg_class_subset_p (to, AR_REGS)) | |
3651 | return 2; | |
3652 | else if (reg_class_subset_p (from, AR_REGS) && to == ACC_REG) | |
3653 | return 3; | |
3654 | else if (from == ACC_REG && reg_class_subset_p (to, AR_REGS)) | |
3655 | return 3; | |
3656 | else | |
3657 | return 10; | |
3658 | } | |
3659 | ||
3660 | /* Worker function for TARGET_MEMORY_MOVE_COST. */ | |
3661 | ||
3662 | static int | |
3663 | xtensa_memory_move_cost (machine_mode mode ATTRIBUTE_UNUSED, | |
3664 | reg_class_t rclass ATTRIBUTE_UNUSED, | |
3665 | bool in ATTRIBUTE_UNUSED) | |
3666 | { | |
3667 | return 4; | |
3668 | } | |
3669 | ||
3670 | /* Compute a (partial) cost for rtx X. Return true if the complete | |
3671 | cost has been computed, and false if subexpressions should be | |
3672 | scanned. In either case, *TOTAL contains the cost result. */ | |
3673 | ||
3674 | static bool | |
3675 | xtensa_rtx_costs (rtx x, machine_mode mode, int outer_code, | |
3676 | int opno ATTRIBUTE_UNUSED, | |
3677 | int *total, bool speed ATTRIBUTE_UNUSED) | |
3678 | { | |
3679 | int code = GET_CODE (x); | |
3680 | ||
3681 | switch (code) | |
3682 | { | |
3683 | case CONST_INT: | |
3684 | switch (outer_code) | |
3685 | { | |
3686 | case SET: | |
3687 | if (xtensa_simm12b (INTVAL (x))) | |
3688 | { | |
3689 | *total = 4; | |
3690 | return true; | |
3691 | } | |
3692 | break; | |
3693 | case PLUS: | |
3694 | if (xtensa_simm8 (INTVAL (x)) | |
3695 | || xtensa_simm8x256 (INTVAL (x))) | |
3696 | { | |
3697 | *total = 0; | |
3698 | return true; | |
3699 | } | |
3700 | break; | |
3701 | case AND: | |
3702 | if (xtensa_mask_immediate (INTVAL (x))) | |
3703 | { | |
3704 | *total = 0; | |
3705 | return true; | |
3706 | } | |
3707 | break; | |
3708 | case COMPARE: | |
3709 | if ((INTVAL (x) == 0) || xtensa_b4const (INTVAL (x))) | |
3710 | { | |
3711 | *total = 0; | |
3712 | return true; | |
3713 | } | |
3714 | break; | |
3715 | case ASHIFT: | |
3716 | case ASHIFTRT: | |
3717 | case LSHIFTRT: | |
3718 | case ROTATE: | |
3719 | case ROTATERT: | |
3720 | /* No way to tell if X is the 2nd operand so be conservative. */ | |
3721 | default: break; | |
3722 | } | |
3723 | if (xtensa_simm12b (INTVAL (x))) | |
3724 | *total = 5; | |
3725 | else if (TARGET_CONST16) | |
3726 | *total = COSTS_N_INSNS (2); | |
3727 | else | |
3728 | *total = 6; | |
3729 | return true; | |
3730 | ||
3731 | case CONST: | |
3732 | case LABEL_REF: | |
3733 | case SYMBOL_REF: | |
3734 | if (TARGET_CONST16) | |
3735 | *total = COSTS_N_INSNS (2); | |
3736 | else | |
3737 | *total = 5; | |
3738 | return true; | |
3739 | ||
3740 | case CONST_DOUBLE: | |
3741 | if (TARGET_CONST16) | |
3742 | *total = COSTS_N_INSNS (4); | |
3743 | else | |
3744 | *total = 7; | |
3745 | return true; | |
3746 | ||
3747 | case MEM: | |
3748 | { | |
3749 | int num_words = | |
3750 | (GET_MODE_SIZE (mode) > UNITS_PER_WORD) ? 2 : 1; | |
3751 | ||
3752 | if (memory_address_p (mode, XEXP ((x), 0))) | |
3753 | *total = COSTS_N_INSNS (num_words); | |
3754 | else | |
3755 | *total = COSTS_N_INSNS (2*num_words); | |
3756 | return true; | |
3757 | } | |
3758 | ||
3759 | case FFS: | |
3760 | case CTZ: | |
3761 | *total = COSTS_N_INSNS (TARGET_NSA ? 5 : 50); | |
3762 | return true; | |
3763 | ||
3764 | case CLZ: | |
3765 | *total = COSTS_N_INSNS (TARGET_NSA ? 1 : 50); | |
3766 | return true; | |
3767 | ||
3768 | case NOT: | |
3769 | *total = COSTS_N_INSNS (mode == DImode ? 3 : 2); | |
3770 | return true; | |
3771 | ||
3772 | case AND: | |
3773 | case IOR: | |
3774 | case XOR: | |
3775 | if (mode == DImode) | |
3776 | *total = COSTS_N_INSNS (2); | |
3777 | else | |
3778 | *total = COSTS_N_INSNS (1); | |
3779 | return true; | |
3780 | ||
3781 | case ASHIFT: | |
3782 | case ASHIFTRT: | |
3783 | case LSHIFTRT: | |
3784 | if (mode == DImode) | |
3785 | *total = COSTS_N_INSNS (50); | |
3786 | else | |
3787 | *total = COSTS_N_INSNS (1); | |
3788 | return true; | |
3789 | ||
3790 | case ABS: | |
3791 | { | |
3792 | if (mode == SFmode) | |
3793 | *total = COSTS_N_INSNS (TARGET_HARD_FLOAT ? 1 : 50); | |
3794 | else if (mode == DFmode) | |
3795 | *total = COSTS_N_INSNS (50); | |
3796 | else | |
3797 | *total = COSTS_N_INSNS (4); | |
3798 | return true; | |
3799 | } | |
3800 | ||
3801 | case PLUS: | |
3802 | case MINUS: | |
3803 | { | |
3804 | if (mode == SFmode) | |
3805 | *total = COSTS_N_INSNS (TARGET_HARD_FLOAT ? 1 : 50); | |
3806 | else if (mode == DFmode || mode == DImode) | |
3807 | *total = COSTS_N_INSNS (50); | |
3808 | else | |
3809 | *total = COSTS_N_INSNS (1); | |
3810 | return true; | |
3811 | } | |
3812 | ||
3813 | case NEG: | |
3814 | *total = COSTS_N_INSNS (mode == DImode ? 4 : 2); | |
3815 | return true; | |
3816 | ||
3817 | case MULT: | |
3818 | { | |
3819 | if (mode == SFmode) | |
3820 | *total = COSTS_N_INSNS (TARGET_HARD_FLOAT ? 4 : 50); | |
3821 | else if (mode == DFmode) | |
3822 | *total = COSTS_N_INSNS (50); | |
3823 | else if (mode == DImode) | |
3824 | *total = COSTS_N_INSNS (TARGET_MUL32_HIGH ? 10 : 50); | |
3825 | else if (TARGET_MUL32) | |
3826 | *total = COSTS_N_INSNS (4); | |
3827 | else if (TARGET_MAC16) | |
3828 | *total = COSTS_N_INSNS (16); | |
3829 | else if (TARGET_MUL16) | |
3830 | *total = COSTS_N_INSNS (12); | |
3831 | else | |
3832 | *total = COSTS_N_INSNS (50); | |
3833 | return true; | |
3834 | } | |
3835 | ||
3836 | case DIV: | |
3837 | case MOD: | |
3838 | { | |
3839 | if (mode == SFmode) | |
3840 | { | |
3841 | *total = COSTS_N_INSNS (TARGET_HARD_FLOAT_DIV ? 8 : 50); | |
3842 | return true; | |
3843 | } | |
3844 | else if (mode == DFmode) | |
3845 | { | |
3846 | *total = COSTS_N_INSNS (50); | |
3847 | return true; | |
3848 | } | |
3849 | } | |
3850 | /* Fall through. */ | |
3851 | ||
3852 | case UDIV: | |
3853 | case UMOD: | |
3854 | { | |
3855 | if (mode == DImode) | |
3856 | *total = COSTS_N_INSNS (50); | |
3857 | else if (TARGET_DIV32) | |
3858 | *total = COSTS_N_INSNS (32); | |
3859 | else | |
3860 | *total = COSTS_N_INSNS (50); | |
3861 | return true; | |
3862 | } | |
3863 | ||
3864 | case SQRT: | |
3865 | if (mode == SFmode) | |
3866 | *total = COSTS_N_INSNS (TARGET_HARD_FLOAT_SQRT ? 8 : 50); | |
3867 | else | |
3868 | *total = COSTS_N_INSNS (50); | |
3869 | return true; | |
3870 | ||
3871 | case SMIN: | |
3872 | case UMIN: | |
3873 | case SMAX: | |
3874 | case UMAX: | |
3875 | *total = COSTS_N_INSNS (TARGET_MINMAX ? 1 : 50); | |
3876 | return true; | |
3877 | ||
3878 | case SIGN_EXTRACT: | |
3879 | case SIGN_EXTEND: | |
3880 | *total = COSTS_N_INSNS (TARGET_SEXT ? 1 : 2); | |
3881 | return true; | |
3882 | ||
3883 | case ZERO_EXTRACT: | |
3884 | case ZERO_EXTEND: | |
3885 | *total = COSTS_N_INSNS (1); | |
3886 | return true; | |
3887 | ||
3888 | default: | |
3889 | return false; | |
3890 | } | |
3891 | } | |
3892 | ||
3893 | /* Worker function for TARGET_RETURN_IN_MEMORY. */ | |
3894 | ||
3895 | static bool | |
3896 | xtensa_return_in_memory (const_tree type, const_tree fntype ATTRIBUTE_UNUSED) | |
3897 | { | |
3898 | return ((unsigned HOST_WIDE_INT) int_size_in_bytes (type) | |
3899 | > 4 * UNITS_PER_WORD); | |
3900 | } | |
3901 | ||
3902 | /* Worker function for TARGET_FUNCTION_VALUE. */ | |
3903 | ||
3904 | rtx | |
3905 | xtensa_function_value (const_tree valtype, const_tree func ATTRIBUTE_UNUSED, | |
3906 | bool outgoing) | |
3907 | { | |
3908 | return gen_rtx_REG ((INTEGRAL_TYPE_P (valtype) | |
3909 | && TYPE_PRECISION (valtype) < BITS_PER_WORD) | |
3910 | ? SImode : TYPE_MODE (valtype), | |
3911 | outgoing ? GP_OUTGOING_RETURN : GP_RETURN); | |
3912 | } | |
3913 | ||
3914 | /* Worker function for TARGET_LIBCALL_VALUE. */ | |
3915 | ||
3916 | static rtx | |
3917 | xtensa_libcall_value (machine_mode mode, const_rtx fun ATTRIBUTE_UNUSED) | |
3918 | { | |
3919 | return gen_rtx_REG ((GET_MODE_CLASS (mode) == MODE_INT | |
3920 | && GET_MODE_SIZE (mode) < UNITS_PER_WORD) | |
3921 | ? SImode : mode, GP_RETURN); | |
3922 | } | |
3923 | ||
3924 | /* Worker function TARGET_FUNCTION_VALUE_REGNO_P. */ | |
3925 | ||
3926 | static bool | |
3927 | xtensa_function_value_regno_p (const unsigned int regno) | |
3928 | { | |
3929 | return (regno == GP_RETURN); | |
3930 | } | |
3931 | ||
3932 | /* The static chain is passed in memory. Provide rtx giving 'mem' | |
3933 | expressions that denote where they are stored. */ | |
3934 | ||
3935 | static rtx | |
3936 | xtensa_static_chain (const_tree ARG_UNUSED (fndecl_or_type), bool incoming_p) | |
3937 | { | |
3938 | if (TARGET_WINDOWED_ABI) | |
3939 | { | |
3940 | rtx base = incoming_p ? arg_pointer_rtx : stack_pointer_rtx; | |
3941 | return gen_frame_mem (Pmode, plus_constant (Pmode, base, | |
3942 | -5 * UNITS_PER_WORD)); | |
3943 | } | |
3944 | else | |
3945 | return gen_rtx_REG (Pmode, A8_REG); | |
3946 | } | |
3947 | ||
3948 | ||
3949 | /* TRAMPOLINE_TEMPLATE: For Xtensa, the trampoline must perform an ENTRY | |
3950 | instruction with a minimal stack frame in order to get some free | |
3951 | registers. Once the actual call target is known, the proper stack frame | |
3952 | size is extracted from the ENTRY instruction at the target and the | |
3953 | current frame is adjusted to match. The trampoline then transfers | |
3954 | control to the instruction following the ENTRY at the target. Note: | |
3955 | this assumes that the target begins with an ENTRY instruction. */ | |
3956 | ||
3957 | static void | |
3958 | xtensa_asm_trampoline_template (FILE *stream) | |
3959 | { | |
3960 | bool use_call0 = (TARGET_CONST16 || TARGET_ABSOLUTE_LITERALS); | |
3961 | ||
3962 | fprintf (stream, "\t.begin no-transform\n"); | |
3963 | ||
3964 | if (TARGET_WINDOWED_ABI) | |
3965 | { | |
3966 | fprintf (stream, "\tentry\tsp, %d\n", MIN_FRAME_SIZE); | |
3967 | ||
3968 | if (use_call0) | |
3969 | { | |
3970 | /* Save the return address. */ | |
3971 | fprintf (stream, "\tmov\ta10, a0\n"); | |
3972 | ||
3973 | /* Use a CALL0 instruction to skip past the constants and in the | |
3974 | process get the PC into A0. This allows PC-relative access to | |
3975 | the constants without relying on L32R. */ | |
3976 | fprintf (stream, "\tcall0\t.Lskipconsts\n"); | |
3977 | } | |
3978 | else | |
3979 | fprintf (stream, "\tj\t.Lskipconsts\n"); | |
3980 | ||
3981 | fprintf (stream, "\t.align\t4\n"); | |
3982 | fprintf (stream, ".Lchainval:%s0\n", integer_asm_op (4, TRUE)); | |
3983 | fprintf (stream, ".Lfnaddr:%s0\n", integer_asm_op (4, TRUE)); | |
3984 | fprintf (stream, ".Lskipconsts:\n"); | |
3985 | ||
3986 | /* Load the static chain and function address from the trampoline. */ | |
3987 | if (use_call0) | |
3988 | { | |
3989 | fprintf (stream, "\taddi\ta0, a0, 3\n"); | |
3990 | fprintf (stream, "\tl32i\ta9, a0, 0\n"); | |
3991 | fprintf (stream, "\tl32i\ta8, a0, 4\n"); | |
3992 | } | |
3993 | else | |
3994 | { | |
3995 | fprintf (stream, "\tl32r\ta9, .Lchainval\n"); | |
3996 | fprintf (stream, "\tl32r\ta8, .Lfnaddr\n"); | |
3997 | } | |
3998 | ||
3999 | /* Store the static chain. */ | |
4000 | fprintf (stream, "\ts32i\ta9, sp, %d\n", MIN_FRAME_SIZE - 20); | |
4001 | ||
4002 | /* Set the proper stack pointer value. */ | |
4003 | fprintf (stream, "\tl32i\ta9, a8, 0\n"); | |
4004 | fprintf (stream, "\textui\ta9, a9, %d, 12\n", | |
4005 | TARGET_BIG_ENDIAN ? 8 : 12); | |
4006 | fprintf (stream, "\tslli\ta9, a9, 3\n"); | |
4007 | fprintf (stream, "\taddi\ta9, a9, %d\n", -MIN_FRAME_SIZE); | |
4008 | fprintf (stream, "\tsub\ta9, sp, a9\n"); | |
4009 | fprintf (stream, "\tmovsp\tsp, a9\n"); | |
4010 | ||
4011 | if (use_call0) | |
4012 | /* Restore the return address. */ | |
4013 | fprintf (stream, "\tmov\ta0, a10\n"); | |
4014 | ||
4015 | /* Jump to the instruction following the ENTRY. */ | |
4016 | fprintf (stream, "\taddi\ta8, a8, 3\n"); | |
4017 | fprintf (stream, "\tjx\ta8\n"); | |
4018 | ||
4019 | /* Pad size to a multiple of TRAMPOLINE_ALIGNMENT. */ | |
4020 | if (use_call0) | |
4021 | fprintf (stream, "\t.byte\t0\n"); | |
4022 | else | |
4023 | fprintf (stream, "\tnop\n"); | |
4024 | } | |
4025 | else | |
4026 | { | |
4027 | if (use_call0) | |
4028 | { | |
4029 | /* Save the return address. */ | |
4030 | fprintf (stream, "\tmov\ta10, a0\n"); | |
4031 | ||
4032 | /* Use a CALL0 instruction to skip past the constants and in the | |
4033 | process get the PC into A0. This allows PC-relative access to | |
4034 | the constants without relying on L32R. */ | |
4035 | fprintf (stream, "\tcall0\t.Lskipconsts\n"); | |
4036 | } | |
4037 | else | |
4038 | fprintf (stream, "\tj\t.Lskipconsts\n"); | |
4039 | ||
4040 | fprintf (stream, "\t.align\t4\n"); | |
4041 | fprintf (stream, ".Lchainval:%s0\n", integer_asm_op (4, TRUE)); | |
4042 | fprintf (stream, ".Lfnaddr:%s0\n", integer_asm_op (4, TRUE)); | |
4043 | fprintf (stream, ".Lskipconsts:\n"); | |
4044 | ||
4045 | /* Load the static chain and function address from the trampoline. */ | |
4046 | if (use_call0) | |
4047 | { | |
4048 | fprintf (stream, "\taddi\ta0, a0, 3\n"); | |
4049 | fprintf (stream, "\tl32i\ta8, a0, 0\n"); | |
4050 | fprintf (stream, "\tl32i\ta9, a0, 4\n"); | |
4051 | fprintf (stream, "\tmov\ta0, a10\n"); | |
4052 | } | |
4053 | else | |
4054 | { | |
4055 | fprintf (stream, "\tl32r\ta8, .Lchainval\n"); | |
4056 | fprintf (stream, "\tl32r\ta9, .Lfnaddr\n"); | |
4057 | } | |
4058 | fprintf (stream, "\tjx\ta9\n"); | |
4059 | ||
4060 | /* Pad size to a multiple of TRAMPOLINE_ALIGNMENT. */ | |
4061 | if (use_call0) | |
4062 | fprintf (stream, "\t.byte\t0\n"); | |
4063 | else | |
4064 | fprintf (stream, "\tnop\n"); | |
4065 | } | |
4066 | fprintf (stream, "\t.end no-transform\n"); | |
4067 | } | |
4068 | ||
4069 | static void | |
4070 | xtensa_trampoline_init (rtx m_tramp, tree fndecl, rtx chain) | |
4071 | { | |
4072 | rtx func = XEXP (DECL_RTL (fndecl), 0); | |
4073 | bool use_call0 = (TARGET_CONST16 || TARGET_ABSOLUTE_LITERALS); | |
4074 | int chain_off; | |
4075 | int func_off; | |
4076 | ||
4077 | if (TARGET_WINDOWED_ABI) | |
4078 | { | |
4079 | chain_off = use_call0 ? 12 : 8; | |
4080 | func_off = use_call0 ? 16 : 12; | |
4081 | } | |
4082 | else | |
4083 | { | |
4084 | chain_off = use_call0 ? 8 : 4; | |
4085 | func_off = use_call0 ? 12 : 8; | |
4086 | } | |
4087 | ||
4088 | emit_block_move (m_tramp, assemble_trampoline_template (), | |
4089 | GEN_INT (TRAMPOLINE_SIZE), BLOCK_OP_NORMAL); | |
4090 | ||
4091 | emit_move_insn (adjust_address (m_tramp, SImode, chain_off), chain); | |
4092 | emit_move_insn (adjust_address (m_tramp, SImode, func_off), func); | |
4093 | emit_library_call (gen_rtx_SYMBOL_REF (Pmode, "__xtensa_sync_caches"), | |
4094 | LCT_NORMAL, VOIDmode, XEXP (m_tramp, 0), Pmode); | |
4095 | } | |
4096 | ||
4097 | /* Implement TARGET_LEGITIMATE_CONSTANT_P. */ | |
4098 | ||
4099 | static bool | |
4100 | xtensa_legitimate_constant_p (machine_mode mode ATTRIBUTE_UNUSED, rtx x) | |
4101 | { | |
4102 | return !xtensa_tls_referenced_p (x); | |
4103 | } | |
4104 | ||
4105 | /* Implement TARGET_CAN_USE_DOLOOP_P. */ | |
4106 | ||
4107 | static bool | |
4108 | xtensa_can_use_doloop_p (const widest_int &, const widest_int &, | |
4109 | unsigned int loop_depth, bool entered_at_top) | |
4110 | { | |
4111 | /* Considering limitations in the hardware, only use doloop | |
4112 | for innermost loops which must be entered from the top. */ | |
4113 | if (loop_depth > 1 || !entered_at_top) | |
4114 | return false; | |
4115 | ||
4116 | return true; | |
4117 | } | |
4118 | ||
4119 | /* NULL if INSN insn is valid within a low-overhead loop. | |
4120 | Otherwise return why doloop cannot be applied. */ | |
4121 | ||
4122 | static const char * | |
4123 | xtensa_invalid_within_doloop (const rtx_insn *insn) | |
4124 | { | |
4125 | if (CALL_P (insn)) | |
4126 | return "Function call in the loop."; | |
4127 | ||
4128 | if (JUMP_P (insn) && INSN_CODE (insn) == CODE_FOR_return) | |
4129 | return "Return from a call instruction in the loop."; | |
4130 | ||
4131 | return NULL; | |
4132 | } | |
4133 | ||
4134 | /* Optimize LOOP. */ | |
4135 | ||
4136 | static bool | |
4137 | hwloop_optimize (hwloop_info loop) | |
4138 | { | |
4139 | int i; | |
4140 | edge entry_edge; | |
4141 | basic_block entry_bb; | |
4142 | rtx iter_reg; | |
4143 | rtx_insn *insn, *seq, *entry_after; | |
4144 | ||
4145 | if (loop->depth > 1) | |
4146 | { | |
4147 | if (dump_file) | |
4148 | fprintf (dump_file, ";; loop %d is not innermost\n", | |
4149 | loop->loop_no); | |
4150 | return false; | |
4151 | } | |
4152 | ||
4153 | if (!loop->incoming_dest) | |
4154 | { | |
4155 | if (dump_file) | |
4156 | fprintf (dump_file, ";; loop %d has more than one entry\n", | |
4157 | loop->loop_no); | |
4158 | return false; | |
4159 | } | |
4160 | ||
4161 | if (loop->incoming_dest != loop->head) | |
4162 | { | |
4163 | if (dump_file) | |
4164 | fprintf (dump_file, ";; loop %d is not entered from head\n", | |
4165 | loop->loop_no); | |
4166 | return false; | |
4167 | } | |
4168 | ||
4169 | if (loop->has_call || loop->has_asm) | |
4170 | { | |
4171 | if (dump_file) | |
4172 | fprintf (dump_file, ";; loop %d has invalid insn\n", | |
4173 | loop->loop_no); | |
4174 | return false; | |
4175 | } | |
4176 | ||
4177 | /* Scan all the blocks to make sure they don't use iter_reg. */ | |
4178 | if (loop->iter_reg_used || loop->iter_reg_used_outside) | |
4179 | { | |
4180 | if (dump_file) | |
4181 | fprintf (dump_file, ";; loop %d uses iterator\n", | |
4182 | loop->loop_no); | |
4183 | return false; | |
4184 | } | |
4185 | ||
4186 | /* Check if start_label appears before doloop_end. */ | |
4187 | insn = loop->start_label; | |
4188 | while (insn && insn != loop->loop_end) | |
4189 | insn = NEXT_INSN (insn); | |
4190 | ||
4191 | if (!insn) | |
4192 | { | |
4193 | if (dump_file) | |
4194 | fprintf (dump_file, ";; loop %d start_label not before loop_end\n", | |
4195 | loop->loop_no); | |
4196 | return false; | |
4197 | } | |
4198 | ||
4199 | /* Get the loop iteration register. */ | |
4200 | iter_reg = loop->iter_reg; | |
4201 | ||
4202 | gcc_assert (REG_P (iter_reg)); | |
4203 | ||
4204 | entry_edge = NULL; | |
4205 | ||
4206 | FOR_EACH_VEC_SAFE_ELT (loop->incoming, i, entry_edge) | |
4207 | if (entry_edge->flags & EDGE_FALLTHRU) | |
4208 | break; | |
4209 | ||
4210 | if (entry_edge == NULL) | |
4211 | return false; | |
4212 | ||
4213 | /* Place the zero_cost_loop_start instruction before the loop. */ | |
4214 | entry_bb = entry_edge->src; | |
4215 | ||
4216 | start_sequence (); | |
4217 | ||
4218 | insn = emit_insn (gen_zero_cost_loop_start (loop->iter_reg, | |
4219 | loop->start_label, | |
4220 | loop->iter_reg)); | |
4221 | ||
4222 | seq = get_insns (); | |
4223 | ||
4224 | if (!single_succ_p (entry_bb) || vec_safe_length (loop->incoming) > 1) | |
4225 | { | |
4226 | basic_block new_bb; | |
4227 | edge e; | |
4228 | edge_iterator ei; | |
4229 | ||
4230 | emit_insn_before (seq, BB_HEAD (loop->head)); | |
4231 | seq = emit_label_before (gen_label_rtx (), seq); | |
4232 | new_bb = create_basic_block (seq, insn, entry_bb); | |
4233 | FOR_EACH_EDGE (e, ei, loop->incoming) | |
4234 | { | |
4235 | if (!(e->flags & EDGE_FALLTHRU)) | |
4236 | redirect_edge_and_branch_force (e, new_bb); | |
4237 | else | |
4238 | redirect_edge_succ (e, new_bb); | |
4239 | } | |
4240 | ||
4241 | make_edge (new_bb, loop->head, 0); | |
4242 | } | |
4243 | else | |
4244 | { | |
4245 | entry_after = BB_END (entry_bb); | |
4246 | while (DEBUG_INSN_P (entry_after) | |
4247 | || (NOTE_P (entry_after) | |
4248 | && NOTE_KIND (entry_after) != NOTE_INSN_BASIC_BLOCK | |
4249 | /* Make sure we don't split a call and its corresponding | |
4250 | CALL_ARG_LOCATION note. */ | |
4251 | && NOTE_KIND (entry_after) != NOTE_INSN_CALL_ARG_LOCATION)) | |
4252 | entry_after = PREV_INSN (entry_after); | |
4253 | ||
4254 | emit_insn_after (seq, entry_after); | |
4255 | } | |
4256 | ||
4257 | end_sequence (); | |
4258 | ||
4259 | return true; | |
4260 | } | |
4261 | ||
4262 | /* A callback for the hw-doloop pass. Called when a loop we have discovered | |
4263 | turns out not to be optimizable; we have to split the loop_end pattern into | |
4264 | a subtract and a test. */ | |
4265 | ||
4266 | static void | |
4267 | hwloop_fail (hwloop_info loop) | |
4268 | { | |
4269 | rtx test; | |
4270 | rtx_insn *insn = loop->loop_end; | |
4271 | ||
4272 | emit_insn_before (gen_addsi3 (loop->iter_reg, | |
4273 | loop->iter_reg, | |
4274 | constm1_rtx), | |
4275 | loop->loop_end); | |
4276 | ||
4277 | test = gen_rtx_NE (VOIDmode, loop->iter_reg, const0_rtx); | |
4278 | insn = emit_jump_insn_before (gen_cbranchsi4 (test, | |
4279 | loop->iter_reg, const0_rtx, | |
4280 | loop->start_label), | |
4281 | loop->loop_end); | |
4282 | ||
4283 | JUMP_LABEL (insn) = loop->start_label; | |
4284 | LABEL_NUSES (loop->start_label)++; | |
4285 | delete_insn (loop->loop_end); | |
4286 | } | |
4287 | ||
4288 | /* A callback for the hw-doloop pass. This function examines INSN; if | |
4289 | it is a doloop_end pattern we recognize, return the reg rtx for the | |
4290 | loop counter. Otherwise, return NULL_RTX. */ | |
4291 | ||
4292 | static rtx | |
4293 | hwloop_pattern_reg (rtx_insn *insn) | |
4294 | { | |
4295 | rtx reg; | |
4296 | ||
4297 | if (!JUMP_P (insn) || recog_memoized (insn) != CODE_FOR_loop_end) | |
4298 | return NULL_RTX; | |
4299 | ||
4300 | reg = SET_DEST (XVECEXP (PATTERN (insn), 0, 1)); | |
4301 | if (!REG_P (reg)) | |
4302 | return NULL_RTX; | |
4303 | ||
4304 | return reg; | |
4305 | } | |
4306 | ||
4307 | ||
4308 | static struct hw_doloop_hooks xtensa_doloop_hooks = | |
4309 | { | |
4310 | hwloop_pattern_reg, | |
4311 | hwloop_optimize, | |
4312 | hwloop_fail | |
4313 | }; | |
4314 | ||
4315 | /* Run from machine_dependent_reorg, this pass looks for doloop_end insns | |
4316 | and tries to rewrite the RTL of these loops so that proper Xtensa | |
4317 | hardware loops are generated. */ | |
4318 | ||
4319 | static void | |
4320 | xtensa_reorg_loops (void) | |
4321 | { | |
4322 | if (TARGET_LOOPS) | |
4323 | reorg_loops (false, &xtensa_doloop_hooks); | |
4324 | } | |
4325 | ||
4326 | /* Implement the TARGET_MACHINE_DEPENDENT_REORG pass. */ | |
4327 | ||
4328 | static void | |
4329 | xtensa_reorg (void) | |
4330 | { | |
4331 | /* We are freeing block_for_insn in the toplev to keep compatibility | |
4332 | with old MDEP_REORGS that are not CFG based. Recompute it now. */ | |
4333 | compute_bb_for_insn (); | |
4334 | ||
4335 | df_analyze (); | |
4336 | ||
4337 | /* Doloop optimization. */ | |
4338 | xtensa_reorg_loops (); | |
4339 | } | |
4340 | ||
4341 | /* Update register usage after having seen the compiler flags. */ | |
4342 | ||
4343 | static void | |
4344 | xtensa_conditional_register_usage (void) | |
4345 | { | |
4346 | unsigned i, c_mask; | |
4347 | ||
4348 | c_mask = TARGET_WINDOWED_ABI ? (1 << 1) : (1 << 2); | |
4349 | ||
4350 | for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) | |
4351 | { | |
4352 | /* Set/reset conditionally defined registers from | |
4353 | CALL_USED_REGISTERS initializer. */ | |
4354 | if (call_used_regs[i] > 1) | |
4355 | call_used_regs[i] = !!(call_used_regs[i] & c_mask); | |
4356 | } | |
4357 | ||
4358 | /* Remove hard FP register from the preferred reload registers set. */ | |
4359 | CLEAR_HARD_REG_BIT (reg_class_contents[(int)RL_REGS], | |
4360 | HARD_FRAME_POINTER_REGNUM); | |
4361 | } | |
4362 | ||
4363 | /* Map hard register number to register class */ | |
4364 | ||
4365 | enum reg_class xtensa_regno_to_class (int regno) | |
4366 | { | |
4367 | static const enum reg_class regno_to_class[FIRST_PSEUDO_REGISTER] = | |
4368 | { | |
4369 | RL_REGS, SP_REG, RL_REGS, RL_REGS, | |
4370 | RL_REGS, RL_REGS, RL_REGS, RL_REGS, | |
4371 | RL_REGS, RL_REGS, RL_REGS, RL_REGS, | |
4372 | RL_REGS, RL_REGS, RL_REGS, RL_REGS, | |
4373 | AR_REGS, AR_REGS, BR_REGS, | |
4374 | FP_REGS, FP_REGS, FP_REGS, FP_REGS, | |
4375 | FP_REGS, FP_REGS, FP_REGS, FP_REGS, | |
4376 | FP_REGS, FP_REGS, FP_REGS, FP_REGS, | |
4377 | FP_REGS, FP_REGS, FP_REGS, FP_REGS, | |
4378 | ACC_REG, | |
4379 | }; | |
4380 | ||
4381 | if (regno == HARD_FRAME_POINTER_REGNUM) | |
4382 | return GR_REGS; | |
4383 | else | |
4384 | return regno_to_class[regno]; | |
4385 | } | |
4386 | ||
4387 | /* Implement TARGET_CONSTANT_ALIGNMENT. Align string constants and | |
4388 | constructors to at least a word boundary. The typical use of this | |
4389 | macro is to increase alignment for string constants to be word | |
4390 | aligned so that 'strcpy' calls that copy constants can be done | |
4391 | inline. */ | |
4392 | ||
4393 | static HOST_WIDE_INT | |
4394 | xtensa_constant_alignment (const_tree exp, HOST_WIDE_INT align) | |
4395 | { | |
4396 | if ((TREE_CODE (exp) == STRING_CST || TREE_CODE (exp) == CONSTRUCTOR) | |
4397 | && !optimize_size) | |
4398 | return MAX (align, BITS_PER_WORD); | |
4399 | return align; | |
4400 | } | |
4401 | ||
4402 | #include "gt-xtensa.h" |