]> git.ipfire.org Git - thirdparty/gcc.git/blob - gcc/config/pa/predicates.md
Update copyright years in gcc/
[thirdparty/gcc.git] / gcc / config / pa / predicates.md
1 ;; Predicate definitions for HP PA-RISC.
2 ;; Copyright (C) 2005-2013 Free Software Foundation, Inc.
3 ;;
4 ;; This file is part of GCC.
5 ;;
6 ;; GCC is free software; you can redistribute it and/or modify
7 ;; it under the terms of the GNU General Public License as published by
8 ;; the Free Software Foundation; either version 3, or (at your option)
9 ;; any later version.
10 ;;
11 ;; GCC is distributed in the hope that it will be useful,
12 ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
13 ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 ;; GNU General Public License for more details.
15 ;;
16 ;; You should have received a copy of the GNU General Public License
17 ;; along with GCC; see the file COPYING3. If not see
18 ;; <http://www.gnu.org/licenses/>.
19
20 ;; Return truth value of whether OP is an integer which fits the range
21 ;; constraining 5-bit signed immediate operands in three-address insns.
22
23 (define_predicate "int5_operand"
24 (and (match_code "const_int")
25 (match_test "INT_5_BITS (op)")))
26
27 ;; Return truth value of whether OP is an integer which fits the range
28 ;; constraining 5-bit unsigned immediate operands in three-address insns.
29
30 (define_predicate "uint5_operand"
31 (and (match_code "const_int")
32 (match_test "INT_U5_BITS (op)")))
33
34 ;; Return truth value of whether OP is an integer which fits the range
35 ;; constraining 6-bit unsigned immediate operands in three-address insns.
36
37 (define_predicate "uint6_operand"
38 (and (match_code "const_int")
39 (match_test "INT_U6_BITS (op)")))
40
41 ;; Return truth value of whether OP is an integer which fits the range
42 ;; constraining 11-bit signed immediate operands in three-address insns.
43
44 (define_predicate "int11_operand"
45 (and (match_code "const_int")
46 (match_test "INT_11_BITS (op)")))
47
48 ;; Return truth value of whether OP is an integer which fits the range
49 ;; constraining 14-bit signed immediate operands in three-address insns.
50
51 (define_predicate "int14_operand"
52 (and (match_code "const_int")
53 (match_test "INT_14_BITS (op)")))
54
55 ;; True iff OP is a const_int or const_double that will fit in 32 bits.
56
57 (define_predicate "uint32_operand"
58 (if_then_else (match_test "HOST_BITS_PER_WIDE_INT > 32")
59 (and (match_code "const_int")
60 (match_test "INTVAL (op) >= 0
61 && INTVAL (op) < (HOST_WIDE_INT) 1 << 32"))
62 (and (match_code "const_int,const_double")
63 (match_test "CONST_INT_P (op) || CONST_DOUBLE_HIGH (op) == 0"))))
64
65 ;; True iff depi can be used to compute (reg | OP).
66
67 (define_predicate "cint_ior_operand"
68 (and (match_code "const_int")
69 (match_test "pa_ior_mask_p (INTVAL (op))")))
70
71 ;; True iff OP is CONST_INT that can be moved in one instruction
72 ;; into a general register.
73
74 (define_predicate "cint_move_operand"
75 (and (match_code "const_int")
76 (match_test "pa_cint_ok_for_move (INTVAL (op))")))
77
78 ;; True iff OP is a CONST0_RTX for MODE.
79
80 (define_predicate "const_0_operand"
81 (and (match_code "const_int,const_double")
82 (match_test "op == CONST0_RTX (mode)")))
83
84 ;; A constant integer suitable for use in a PRE_MODIFY memory reference.
85
86 (define_predicate "pre_cint_operand"
87 (and (match_code "const_int")
88 (match_test "INTVAL (op) >= -0x2000 && INTVAL (op) < 0x10")))
89
90 ;; A constant integer suitable for use in a POST_MODIFY memory reference.
91
92 (define_predicate "post_cint_operand"
93 (and (match_code "const_int")
94 (match_test "INTVAL (op) < 0x2000 && INTVAL (op) >= -0x10")))
95
96 ;; True iff depi or extru can be used to compute (reg & OP).
97
98 (define_predicate "and_operand"
99 (ior (match_operand 0 "register_operand")
100 (and (match_code "const_int")
101 (match_test "pa_and_mask_p (INTVAL (op))"))))
102
103 ;; Return truth value of whether OP can be used as an operand in a
104 ;; three operand arithmetic insn that accepts registers of mode MODE
105 ;; or 5-bit signed integers.
106
107 (define_predicate "arith5_operand"
108 (ior (match_operand 0 "register_operand")
109 (match_operand 0 "int5_operand")))
110
111 ;; Return truth value of whether OP can be used as an operand in a
112 ;; three operand arithmetic insn that accepts registers of mode MODE
113 ;; or 11-bit signed integers.
114
115 (define_predicate "arith11_operand"
116 (ior (match_operand 0 "register_operand")
117 (match_operand 0 "int11_operand")))
118
119 ;; Return truth value of whether OP can be used as an operand in a
120 ;; three operand arithmetic insn that accepts registers of mode MODE
121 ;; or 14-bit signed integers.
122
123 (define_predicate "arith14_operand"
124 (ior (match_operand 0 "register_operand")
125 (match_operand 0 "int14_operand")))
126
127 ;; Return truth value of whether OP can be used as an operand in a
128 ;; three operand arithmetic insn that accepts registers of mode MODE
129 ;; or 32-bit signed integers.
130
131 (define_predicate "arith32_operand"
132 (ior (match_operand 0 "register_operand")
133 (match_code "const_int")))
134
135 ;; Return truth value of whether OP can be used as a shift operand in
136 ;; a shift insn that accepts registers of mode MODE or 5-bit shift amounts.
137
138 (define_predicate "shift5_operand"
139 (ior (match_operand 0 "register_operand")
140 (match_operand 0 "uint5_operand")))
141
142 ;; Return truth value of whether OP can be used as a shift operand in
143 ;; a shift insn that accepts registers of mode MODE or 6-bit shift amounts.
144
145 (define_predicate "shift6_operand"
146 (ior (match_operand 0 "register_operand")
147 (match_operand 0 "uint6_operand")))
148
149 ;; True iff OP can be used as an operand in an adddi3 insn.
150
151 (define_predicate "adddi3_operand"
152 (if_then_else (match_test "TARGET_64BIT")
153 (match_operand 0 "arith14_operand")
154 (match_operand 0 "arith11_operand")))
155
156 ;; True iff OP is valid as a base or index register in a REG+REG address.
157
158 (define_predicate "borx_reg_operand"
159 (match_code "reg")
160 {
161 /* We must reject virtual registers as the only expressions that
162 can be instantiated are REG and REG+CONST. */
163 if (op == virtual_incoming_args_rtx
164 || op == virtual_stack_vars_rtx
165 || op == virtual_stack_dynamic_rtx
166 || op == virtual_outgoing_args_rtx
167 || op == virtual_cfa_rtx)
168 return false;
169
170 /* While it's always safe to index off the frame pointer, it's not
171 profitable to do so when the frame pointer is being eliminated. */
172 if (!reload_completed
173 && flag_omit_frame_pointer
174 && !cfun->calls_alloca
175 && op == frame_pointer_rtx)
176 return false;
177
178 return register_operand (op, mode);
179 })
180
181 ;; Return nonzero if OP is suitable for use in a call to a named
182 ;; function.
183 ;;
184 ;; For 2.5 try to eliminate either call_operand_address or
185 ;; function_label_operand, they perform very similar functions.
186
187 (define_predicate "call_operand_address"
188 (match_code "label_ref,symbol_ref,const_int,const_double,const,high")
189 {
190 return (GET_MODE (op) == word_mode
191 && CONSTANT_P (op) && ! TARGET_PORTABLE_RUNTIME);
192 })
193
194 ;; True iff OP can be used as the divisor in a div millicode call.
195
196 (define_predicate "div_operand"
197 (match_code "reg,const_int")
198 {
199 return (mode == SImode
200 && ((REG_P (op) && REGNO (op) == 25)
201 || (CONST_INT_P (op)
202 && INTVAL (op) > 0 && INTVAL (op) < 16
203 && pa_magic_milli[INTVAL (op)])));
204 })
205
206 ;; True iff OP is a reloading floating point register
207
208 (define_predicate "fp_reg_operand"
209 (and (match_code "reg")
210 (match_test "reg_renumber && FP_REG_P (op)")))
211
212 ;; True iff OP is a function label operand.
213
214 (define_special_predicate "function_label_operand"
215 (and (match_code "symbol_ref")
216 (match_test "FUNCTION_NAME_P (XSTR (op, 0))")))
217
218 ;; True iff OP is an indexed memory operand.
219
220 (define_predicate "indexed_memory_operand"
221 (match_code "subreg,mem")
222 {
223 if (GET_MODE (op) != mode)
224 return false;
225
226 /* Before reload, a (SUBREG (MEM...)) forces reloading into a register. */
227 if (reload_completed && GET_CODE (op) == SUBREG)
228 op = SUBREG_REG (op);
229
230 if (! MEM_P (op))
231 return false;
232
233 op = XEXP (op, 0);
234 return IS_INDEX_ADDR_P (op) && memory_address_p (mode, op);
235 })
236
237 ;; True iff the operand OP can be used as the destination operand of
238 ;; an integer store. This also implies the operand could be used as
239 ;; the source operand of an integer load. Symbolic, lo_sum and indexed
240 ;; memory operands are not allowed. We accept reloading pseudos and
241 ;; other memory operands.
242
243 (define_predicate "integer_store_memory_operand"
244 (match_code "reg,mem")
245 {
246 return ((reload_in_progress
247 && REG_P (op)
248 && REGNO (op) >= FIRST_PSEUDO_REGISTER
249 && reg_renumber [REGNO (op)] < 0)
250 || (MEM_P (op)
251 && (reload_in_progress || memory_address_p (mode, XEXP (op, 0)))
252 && !symbolic_memory_operand (op, VOIDmode)
253 && !IS_LO_SUM_DLT_ADDR_P (XEXP (op, 0))
254 && !IS_INDEX_ADDR_P (XEXP (op, 0))));
255 })
256
257 ;; Return true iff OP is an integer register.
258
259 (define_predicate "ireg_operand"
260 (and (match_code "reg")
261 (match_test "REGNO (op) > 0 && REGNO (op) < 32")))
262
263 ;; Return truth value of whether OP is an integer which fits the range
264 ;; constraining immediate operands in three-address insns, or is an
265 ;; integer register.
266
267 (define_predicate "ireg_or_int5_operand"
268 (ior (match_operand 0 "ireg_operand")
269 (match_operand 0 "int5_operand")))
270
271 ;; True iff OP is a CONST_INT of the forms 0...0xxxx, 0...01...1xxxx,
272 ;; or 1...1xxxx. Such values can be the left hand side x in (x << r),
273 ;; using the zvdepi instruction.
274
275 (define_predicate "lhs_lshift_cint_operand"
276 (match_code "const_int")
277 {
278 unsigned HOST_WIDE_INT x;
279 x = INTVAL (op) >> 4;
280 return (x & (x + 1)) == 0;
281 })
282
283 ;; True iff OP can be used in a zvdep instruction.
284
285 (define_predicate "lhs_lshift_operand"
286 (ior (match_operand 0 "register_operand")
287 (match_operand 0 "lhs_lshift_cint_operand")))
288
289 ;; Accept anything that can be used as a destination operand for a
290 ;; move instruction. We don't accept indexed memory operands since
291 ;; they are supported only for floating point stores.
292
293 (define_predicate "move_dest_operand"
294 (match_code "subreg,reg,mem")
295 {
296 if (register_operand (op, mode))
297 return true;
298
299 if (GET_MODE (op) != mode)
300 return false;
301
302 if (GET_CODE (op) == SUBREG)
303 op = SUBREG_REG (op);
304
305 if (GET_CODE (op) != MEM || symbolic_memory_operand (op, mode))
306 return false;
307
308 op = XEXP (op, 0);
309
310 return (memory_address_p (mode, op)
311 && !IS_INDEX_ADDR_P (op)
312 && !IS_LO_SUM_DLT_ADDR_P (op));
313 })
314
315 ;; Accept anything that can be used as a source operand for a move
316 ;; instruction.
317
318 (define_predicate "move_src_operand"
319 (match_code "subreg,reg,const_int,const_double,mem")
320 {
321 if (register_operand (op, mode))
322 return true;
323
324 if (op == CONST0_RTX (mode))
325 return true;
326
327 if (CONST_INT_P (op))
328 return pa_cint_ok_for_move (INTVAL (op));
329
330 if (GET_MODE (op) != mode)
331 return false;
332
333 if (GET_CODE (op) == SUBREG)
334 op = SUBREG_REG (op);
335
336 if (! MEM_P (op))
337 return false;
338
339 /* Until problems with management of the REG_POINTER flag are resolved,
340 we need to delay creating move insns with unscaled indexed addresses
341 until CSE is not expected. */
342 if (!TARGET_NO_SPACE_REGS
343 && !cse_not_expected
344 && GET_CODE (XEXP (op, 0)) == PLUS
345 && REG_P (XEXP (XEXP (op, 0), 0))
346 && REG_P (XEXP (XEXP (op, 0), 1)))
347 return false;
348
349 return memory_address_p (mode, XEXP (op, 0));
350 })
351
352 ;; True iff OP is not a symbolic memory operand.
353
354 (define_predicate "nonsymb_mem_operand"
355 (match_code "subreg,mem")
356 {
357 if (GET_CODE (op) == SUBREG)
358 op = SUBREG_REG (op);
359
360 if (! MEM_P (op))
361 return false;
362
363 /* Until problems with management of the REG_POINTER flag are resolved,
364 we need to delay creating move insns with unscaled indexed addresses
365 until CSE is not expected. */
366 if (!TARGET_NO_SPACE_REGS
367 && !cse_not_expected
368 && GET_CODE (XEXP (op, 0)) == PLUS
369 && REG_P (XEXP (XEXP (op, 0), 0))
370 && REG_P (XEXP (XEXP (op, 0), 1)))
371 return false;
372
373 return (!symbolic_memory_operand (op, mode)
374 && memory_address_p (mode, XEXP (op, 0)));
375 })
376
377 ;; True iff OP is anything other than a hard register.
378
379 (define_predicate "non_hard_reg_operand"
380 (match_test "! (REG_P (op) && REGNO (op) < FIRST_PSEUDO_REGISTER)"))
381
382 ;; True iff OP is a reference to a label whose address can be loaded
383 ;; while generating PIC code.
384
385 (define_predicate "pic_label_operand"
386 (match_code "label_ref,const")
387 {
388 if (!flag_pic)
389 return false;
390
391 switch (GET_CODE (op))
392 {
393 case LABEL_REF:
394 return true;
395 case CONST:
396 op = XEXP (op, 0);
397 return (GET_CODE (XEXP (op, 0)) == LABEL_REF
398 && CONST_INT_P (XEXP (op, 1)));
399 default:
400 gcc_unreachable ();
401 }
402 return false;
403 })
404
405 ;; True iff the operand OP lives in text space. OP is a symbolic operand.
406 ;; If so, SYMBOL_REF_FLAG, which is set by pa_encode_section_info, is true.
407
408 (define_special_predicate "read_only_operand"
409 (match_test "true")
410 {
411 if (GET_CODE (op) == CONST)
412 op = XEXP (XEXP (op, 0), 0);
413 if (GET_CODE (op) == SYMBOL_REF)
414 {
415 if (flag_pic)
416 return SYMBOL_REF_FLAG (op) && !CONSTANT_POOL_ADDRESS_P (op);
417 else
418 return SYMBOL_REF_FLAG (op) || CONSTANT_POOL_ADDRESS_P (op);
419 }
420 return true;
421 })
422
423 ;; True iff the operand is a register operand, or a non-symbolic
424 ;; memory operand after reload. A SUBREG is not accepted since it
425 ;; will need a reload.
426 ;;
427 ;; This predicate is used for branch patterns that internally handle
428 ;; register reloading. We need to accept non-symbolic memory operands
429 ;; after reload to ensure that the pattern is still valid if reload
430 ;; didn't find a hard register for the operand.
431
432 (define_predicate "reg_before_reload_operand"
433 (match_code "reg,mem")
434 {
435 if (register_operand (op, mode))
436 return true;
437
438 if (reload_completed
439 && memory_operand (op, mode)
440 && !symbolic_memory_operand (op, mode))
441 return true;
442
443 return false;
444 })
445
446 ;; True iff OP is a register or const_0 operand for MODE.
447
448 (define_predicate "reg_or_0_operand"
449 (ior (match_operand 0 "register_operand")
450 (match_operand 0 "const_0_operand")))
451
452 ;; True iff OP is either a register, zero, or a non-symbolic memory operand.
453
454 (define_predicate "reg_or_0_or_nonsymb_mem_operand"
455 (ior (match_operand 0 "reg_or_0_operand")
456 (match_operand 0 "nonsymb_mem_operand")))
457
458 ;; Accept REG and any CONST_INT that can be moved in one instruction
459 ;; into a general register.
460
461 (define_predicate "reg_or_cint_move_operand"
462 (ior (match_operand 0 "register_operand")
463 (match_operand 0 "cint_move_operand")))
464
465 ;; True iff OP can be used to compute (reg | OP).
466
467 (define_predicate "reg_or_cint_ior_operand"
468 (ior (match_operand 0 "register_operand")
469 (match_operand 0 "cint_ior_operand")))
470
471 ;; Return 1 if OP is a CONST_INT with the value 2, 4, or 8. These are
472 ;; the valid constants for shadd instructions.
473
474 (define_predicate "shadd_operand"
475 (and (match_code "const_int")
476 (match_test "pa_shadd_constant_p (INTVAL (op))")))
477
478 ;; Return truth value of statement that OP is a symbolic memory operand.
479
480 (define_predicate "symbolic_memory_operand"
481 (match_code "subreg,mem")
482 {
483 if (GET_CODE (op) == SUBREG)
484 op = SUBREG_REG (op);
485 if (!MEM_P (op))
486 return false;
487 return pa_symbolic_expression_p (XEXP (op, 0));
488 })
489
490 ;; True iff OP is a symbolic operand.
491 ;; Note: an inline copy of this code is present in pa_secondary_reload.
492
493 (define_predicate "symbolic_operand"
494 (match_code "symbol_ref,label_ref,const")
495 {
496 switch (GET_CODE (op))
497 {
498 case SYMBOL_REF:
499 return !SYMBOL_REF_TLS_MODEL (op);
500 case LABEL_REF:
501 return true;
502 case CONST:
503 op = XEXP (op, 0);
504 return (GET_CODE (op) == PLUS
505 && ((GET_CODE (XEXP (op, 0)) == SYMBOL_REF
506 && !SYMBOL_REF_TLS_MODEL (XEXP (op, 0)))
507 || GET_CODE (XEXP (op, 0)) == LABEL_REF)
508 && GET_CODE (XEXP (op, 1)) == CONST_INT);
509 default:
510 gcc_unreachable ();
511 }
512 return true;
513 })
514
515 ;; Return true if OP is a symbolic operand for the TLS Global Dynamic model.
516
517 (define_predicate "tgd_symbolic_operand"
518 (and (match_code "symbol_ref")
519 (match_test "SYMBOL_REF_TLS_MODEL (op) == TLS_MODEL_GLOBAL_DYNAMIC")))
520
521 ;; Return true if OP is a symbolic operand for the TLS Local Dynamic model.
522
523 (define_predicate "tld_symbolic_operand"
524 (and (match_code "symbol_ref")
525 (match_test "SYMBOL_REF_TLS_MODEL (op) == TLS_MODEL_LOCAL_DYNAMIC")))
526
527 ;; Return true if OP is a symbolic operand for the TLS Initial Exec model.
528
529 (define_predicate "tie_symbolic_operand"
530 (and (match_code "symbol_ref")
531 (match_test "SYMBOL_REF_TLS_MODEL (op) == TLS_MODEL_INITIAL_EXEC")))
532
533 ;; Return true if OP is a symbolic operand for the TLS Local Exec model.
534
535 (define_predicate "tle_symbolic_operand"
536 (and (match_code "symbol_ref")
537 (match_test "SYMBOL_REF_TLS_MODEL (op) == TLS_MODEL_LOCAL_EXEC")))
538
539 ;; True iff this is a comparison operator. This allows the use of
540 ;; MATCH_OPERATOR to recognize all the branch insns.
541
542 (define_predicate "cmpib_comparison_operator"
543 (match_code "eq,ne,lt,le,leu,gt,gtu,ge"))
544
545 ;; True iff OP is an operator suitable for use in a movb instruction.
546
547 (define_predicate "movb_comparison_operator"
548 (match_code "eq,ne,lt,ge"))
549
550 ;; True iff OP is a PLUS, XOR or IOR operator.
551
552 (define_predicate "plus_xor_ior_operator"
553 (match_code "plus,xor,ior"))